Searched refs:mmIH_RB_WPTR_ADDR_LO (Results 1 – 16 of 16) sorted by relevance
| /drivers/gpu/drm/amd/include/asic_reg/oss/ |
| D | oss_1_0_d.h | 235 #define mmIH_RB_WPTR_ADDR_LO 0x0F85 macro
|
| D | osssys_4_0_offset.h | 132 #define mmIH_RB_WPTR_ADDR_LO … macro
|
| D | osssys_4_0_1_offset.h | 132 #define mmIH_RB_WPTR_ADDR_LO … macro
|
| D | osssys_5_0_0_offset.h | 132 #define mmIH_RB_WPTR_ADDR_LO … macro
|
| D | osssys_4_2_0_offset.h | 134 #define mmIH_RB_WPTR_ADDR_LO … macro
|
| D | oss_2_4_d.h | 48 #define mmIH_RB_WPTR_ADDR_LO 0xe35 macro
|
| D | oss_3_0_1_d.h | 48 #define mmIH_RB_WPTR_ADDR_LO 0xe35 macro
|
| D | oss_3_0_d.h | 48 #define mmIH_RB_WPTR_ADDR_LO 0xe35 macro
|
| D | oss_2_0_d.h | 48 #define mmIH_RB_WPTR_ADDR_LO 0xf85 macro
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | cik_ih.c | 136 WREG32(mmIH_RB_WPTR_ADDR_LO, lower_32_bits(ih->wptr_addr)); in cik_ih_irq_init()
|
| D | iceland_ih.c | 138 WREG32(mmIH_RB_WPTR_ADDR_LO, lower_32_bits(ih->wptr_addr)); in iceland_ih_irq_init()
|
| D | cz_ih.c | 138 WREG32(mmIH_RB_WPTR_ADDR_LO, lower_32_bits(ih->wptr_addr)); in cz_ih_irq_init()
|
| D | tonga_ih.c | 138 WREG32(mmIH_RB_WPTR_ADDR_LO, lower_32_bits(ih->wptr_addr)); in tonga_ih_irq_init()
|
| D | vega10_ih.c | 59 ih_regs->ih_rb_wptr_addr_lo = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_ADDR_LO); in vega10_ih_init_register_offset()
|
| D | navi10_ih.c | 61 ih_regs->ih_rb_wptr_addr_lo = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_ADDR_LO); in navi10_ih_init_register_offset()
|
| D | vega20_ih.c | 62 ih_regs->ih_rb_wptr_addr_lo = SOC15_REG_OFFSET(OSSSYS, 0, mmIH_RB_WPTR_ADDR_LO); in vega20_ih_init_register_offset()
|