Home
last modified time | relevance | path

Searched refs:num_queue_per_pipe (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/amd/amdgpu/
Damdgpu_gfx.c46 * adev->gfx.mec.num_queue_per_pipe; in amdgpu_gfx_mec_queue_to_bit()
47 bit += pipe * adev->gfx.mec.num_queue_per_pipe; in amdgpu_gfx_mec_queue_to_bit()
56 *queue = bit % adev->gfx.mec.num_queue_per_pipe; in amdgpu_queue_mask_bit_to_mec_queue()
57 *pipe = (bit / adev->gfx.mec.num_queue_per_pipe) in amdgpu_queue_mask_bit_to_mec_queue()
59 *mec = (bit / adev->gfx.mec.num_queue_per_pipe) in amdgpu_queue_mask_bit_to_mec_queue()
77 * adev->gfx.me.num_queue_per_pipe; in amdgpu_gfx_me_queue_to_bit()
78 bit += pipe * adev->gfx.me.num_queue_per_pipe; in amdgpu_gfx_me_queue_to_bit()
87 *queue = bit % adev->gfx.me.num_queue_per_pipe; in amdgpu_gfx_bit_to_me_queue()
88 *pipe = (bit / adev->gfx.me.num_queue_per_pipe) in amdgpu_gfx_bit_to_me_queue()
90 *me = (bit / adev->gfx.me.num_queue_per_pipe) in amdgpu_gfx_bit_to_me_queue()
[all …]
Damdgpu_amdkfd_gfx_v9.c85 unsigned int bit = pipe_id * adev->gfx.mec.num_queue_per_pipe + in get_queue_mask()
750 pipe_idx = queue_idx / adev->gfx.mec.num_queue_per_pipe; in get_wave_count()
751 queue_slot = queue_idx % adev->gfx.mec.num_queue_per_pipe; in get_wave_count()
835 adev->gfx.mec.num_queue_per_pipe; in kgd_gfx_v9_get_cu_occupancy()
Damdgpu_gfx.h67 u32 num_queue_per_pipe; member
263 uint32_t num_queue_per_pipe; member
Damdgpu_amdkfd.c124 .num_queue_per_pipe = adev->gfx.mec.num_queue_per_pipe, in amdgpu_amdkfd_device_init()
145 * adev->gfx.mec.num_queue_per_pipe; in amdgpu_amdkfd_device_init()
Damdgpu_amdkfd_gfx_v10.c78 unsigned int bit = pipe_id * adev->gfx.mec.num_queue_per_pipe + in get_queue_mask()
Damdgpu_amdkfd_gfx_v10_3.c77 unsigned int bit = pipe_id * adev->gfx.mec.num_queue_per_pipe + in get_queue_mask()
Dgfx_v10_0.c4828 adev->gfx.me.num_queue_per_pipe = 1; in gfx_v10_0_sw_init()
4831 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v10_0_sw_init()
4841 adev->gfx.me.num_queue_per_pipe = 1; in gfx_v10_0_sw_init()
4844 adev->gfx.mec.num_queue_per_pipe = 4; in gfx_v10_0_sw_init()
4849 adev->gfx.me.num_queue_per_pipe = 1; in gfx_v10_0_sw_init()
4852 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v10_0_sw_init()
4904 for (j = 0; j < adev->gfx.me.num_queue_per_pipe; j++) { in gfx_v10_0_sw_init()
4921 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v10_0_sw_init()
Dgfx_v7_0.c4469 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v7_0_sw_init()
4524 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v7_0_sw_init()
Dgfx_v8_0.c1966 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v8_0_sw_init()
2045 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v8_0_sw_init()
Dgfx_v9_0.c2331 adev->gfx.mec.num_queue_per_pipe = 8; in gfx_v9_0_sw_init()
2404 for (j = 0; j < adev->gfx.mec.num_queue_per_pipe; j++) { in gfx_v9_0_sw_init()
/drivers/gpu/drm/amd/include/
Dkgd_kfd_interface.h124 uint32_t num_queue_per_pipe; member
/drivers/gpu/drm/amd/amdkfd/
Dkfd_device_queue_manager.c76 + pipe) * dqm->dev->shared_resources.num_queue_per_pipe; in is_pipe_enabled()
79 for (i = 0; i < dqm->dev->shared_resources.num_queue_per_pipe; ++i) in is_pipe_enabled()
94 return dqm->dev->shared_resources.num_queue_per_pipe; in get_queues_per_pipe()
1113 mec = (i / dqm->dev->shared_resources.num_queue_per_pipe) in set_sched_resources()