Home
last modified time | relevance | path

Searched refs:pll_locked (Results 1 – 9 of 9) sorted by relevance

/drivers/gpu/drm/msm/hdmi/
Dhdmi_phy_8996.c572 int pll_locked = 0; in hdmi_8996_pll_lock_status() local
579 pll_locked = status & BIT(0); in hdmi_8996_pll_lock_status()
581 if (pll_locked) in hdmi_8996_pll_lock_status()
587 DBG("HDMI PLL is %slocked", pll_locked ? "" : "*not* "); in hdmi_8996_pll_lock_status()
589 return pll_locked; in hdmi_8996_pll_lock_status()
677 int pll_locked; in hdmi_8996_pll_is_enabled() local
680 pll_locked = status & BIT(0); in hdmi_8996_pll_is_enabled()
682 return pll_locked; in hdmi_8996_pll_is_enabled()
/drivers/gpu/drm/mgag200/
Dmgag200_pll.c355 bool pll_locked = false; in mgag200_pixpll_update_g200wb() local
368 for (i = 0; i <= 32 && pll_locked == false; i++) { in mgag200_pixpll_update_g200wb()
448 for (j = 0; j < 30 && pll_locked == false; j++) { in mgag200_pixpll_update_g200wb()
453 pll_locked = true; in mgag200_pixpll_update_g200wb()
652 bool pll_locked = false; in mgag200_pixpll_update_g200eh() local
665 for (i = 0; i <= 32 && pll_locked == false; i++) { in mgag200_pixpll_update_g200eh()
702 for (j = 0; j < 30 && pll_locked == false; j++) { in mgag200_pixpll_update_g200eh()
707 pll_locked = true; in mgag200_pixpll_update_g200eh()
/drivers/gpu/drm/msm/dsi/phy/
Ddsi_phy_28nm_8960.c73 bool pll_locked = false; in pll_28nm_poll_for_ready() local
78 pll_locked = !!(val & DSI_28nm_8960_PHY_PLL_RDY_PLL_RDY); in pll_28nm_poll_for_ready()
80 if (pll_locked) in pll_28nm_poll_for_ready()
85 DBG("DSI PLL is %slocked", pll_locked ? "" : "*not* "); in pll_28nm_poll_for_ready()
87 return pll_locked; in pll_28nm_poll_for_ready()
Ddsi_phy_28nm.c81 bool pll_locked = false; in pll_28nm_poll_for_ready() local
86 pll_locked = !!(val & DSI_28nm_PHY_PLL_STATUS_PLL_RDY); in pll_28nm_poll_for_ready()
88 if (pll_locked) in pll_28nm_poll_for_ready()
93 DBG("DSI PLL is %slocked", pll_locked ? "" : "*not* "); in pll_28nm_poll_for_ready()
95 return pll_locked; in pll_28nm_poll_for_ready()
Ddsi_phy_14nm.c113 bool pll_locked = false, pll_ready = false; in pll_14nm_poll_for_ready() local
120 pll_locked = !!(val & BIT(5)); in pll_14nm_poll_for_ready()
122 if (pll_locked) in pll_14nm_poll_for_ready()
128 if (!pll_locked) in pll_14nm_poll_for_ready()
143 DBG("DSI PLL is %slocked, %sready", pll_locked ? "" : "*not* ", pll_ready ? "" : "*not* "); in pll_14nm_poll_for_ready()
145 return pll_locked && pll_ready; in pll_14nm_poll_for_ready()
/drivers/media/tuners/
Dmax2165.c221 u8 pll_locked; in max2165_debug_status() local
231 pll_locked = (status >> 4) & 0x01; in max2165_debug_status()
242 dprintk("PLL locked: %d\n", pll_locked); in max2165_debug_status()
/drivers/staging/pi433/
Drf69_enum.h91 pll_locked, enumerator
Drf69.c604 case pll_locked: in rf69_get_flag()
/drivers/clk/
Dclk-si5341.c1503 static DEVICE_ATTR_RO(pll_locked);