Home
last modified time | relevance | path

Searched refs:pwr_reg (Results 1 – 21 of 21) sorted by relevance

/drivers/mmc/host/
Dmmci_stm32_sdmmc.c299 pwr |= host->pwr_reg & (MCI_STM32_VSWITCHEN | in mmci_sdmmc_set_pwrreg()
474 mmci_write_pwrreg(host, host->pwr_reg | MCI_STM32_VSWITCHEN); in sdmmc_pre_sig_volt_vswitch()
486 host->pwr_reg & MCI_STM32_VSWITCHEN) { in sdmmc_post_sig_volt_switch()
487 mmci_write_pwrreg(host, host->pwr_reg | MCI_STM32_VSWITCH); in sdmmc_post_sig_volt_switch()
499 mmci_write_pwrreg(host, host->pwr_reg & in sdmmc_post_sig_volt_switch()
529 host->pwr_reg = readl_relaxed(host->base + MMCIPOWER); in sdmmc_variant_init()
Dmmci.h407 u32 pwr_reg; member
Dmmci.c381 if (host->pwr_reg != pwr) { in mmci_write_pwrreg()
382 host->pwr_reg = pwr; in mmci_write_pwrreg()
1680 writel(host->pwr_reg, host->base + MMCIPOWER); in mmci_irq_thread()
2329 writel(host->pwr_reg, host->base + MMCIPOWER); in mmci_restore()
/drivers/pinctrl/renesas/
Dpinctrl-rzg2l.c469 u32 pwr_reg = 0x0; in rzg2l_pinctrl_pinconf_get() local
472 pwr_reg = SD_CH(0); in rzg2l_pinctrl_pinconf_get()
474 pwr_reg = SD_CH(1); in rzg2l_pinctrl_pinconf_get()
476 pwr_reg = QSPI; in rzg2l_pinctrl_pinconf_get()
481 addr = pctrl->base + pwr_reg; in rzg2l_pinctrl_pinconf_get()
547 u32 pwr_reg = 0x0; in rzg2l_pinctrl_pinconf_set() local
553 pwr_reg = SD_CH(0); in rzg2l_pinctrl_pinconf_set()
555 pwr_reg = SD_CH(1); in rzg2l_pinctrl_pinconf_set()
557 pwr_reg = QSPI; in rzg2l_pinctrl_pinconf_set()
561 addr = pctrl->base + pwr_reg; in rzg2l_pinctrl_pinconf_set()
/drivers/gpu/drm/msm/hdmi/
Dhdmi.c417 HDMI_CFG(pwr_reg, 8x74),
427 HDMI_CFG(pwr_reg, 8x74),
435 HDMI_CFG(pwr_reg, 8x74),
443 HDMI_CFG(pwr_reg, none),
/drivers/usb/gadget/udc/
Ds3c2410_udc.c119 u32 addr_reg, pwr_reg, ep_int_reg, usb_int_reg; in s3c2410_udc_debugfs_show() local
125 pwr_reg = udc_read(S3C2410_UDC_PWR_REG); in s3c2410_udc_debugfs_show()
158 addr_reg, pwr_reg, ep_int_reg, usb_int_reg, in s3c2410_udc_debugfs_show()
841 int pwr_reg; in s3c2410_udc_irq() local
864 pwr_reg = udc_read(S3C2410_UDC_PWR_REG); in s3c2410_udc_irq()
870 usb_status, usbd_status, pwr_reg, ep0csr); in s3c2410_udc_irq()
885 ep0csr, pwr_reg); in s3c2410_udc_irq()
960 if (!usb_status && !usbd_status && !pwr_reg && !ep0csr) { in s3c2410_udc_irq()
/drivers/clk/mediatek/
Dclk-mtk.h218 u32 pwr_reg; member
Dclk-mt8135.c600 .pwr_reg = _pwr_reg, \
Dclk-mt7629.c30 .pwr_reg = _pwr_reg, \
Dclk-pll.c327 pll->pwr_addr = base + data->pwr_reg; in mtk_clk_register_pll()
Dclk-mt6797.c621 .pwr_reg = _pwr_reg, \
Dclk-mt7622.c30 .pwr_reg = _pwr_reg, \
Dclk-mt8516.c742 .pwr_reg = _pwr_reg, \
Dclk-mt6779.c1153 .pwr_reg = _pwr_reg, \
Dclk-mt8167.c988 .pwr_reg = _pwr_reg, \
Dclk-mt2701.c931 .pwr_reg = _pwr_reg, \
Dclk-mt8173.c944 .pwr_reg = _pwr_reg, \
Dclk-mt8183.c1075 .pwr_reg = _pwr_reg, \
Dclk-mt2712.c1173 .pwr_reg = _pwr_reg, \
Dclk-mt8192.c1128 .pwr_reg = _pwr_reg, \
Dclk-mt6765.c722 .pwr_reg = _pwr_reg, \