Home
last modified time | relevance | path

Searched refs:qspi (Results 1 – 13 of 13) sorted by relevance

/drivers/spi/
Dspi-bcm-qspi.c234 static inline bool has_bspi(struct bcm_qspi *qspi) in has_bspi() argument
236 return qspi->bspi_mode; in has_bspi()
240 static inline bool bcm_qspi_has_fastbr(struct bcm_qspi *qspi) in bcm_qspi_has_fastbr() argument
242 if (!has_bspi(qspi) && in bcm_qspi_has_fastbr()
243 ((qspi->mspi_maj_rev >= 1) && in bcm_qspi_has_fastbr()
244 (qspi->mspi_min_rev >= 5))) in bcm_qspi_has_fastbr()
251 static inline bool bcm_qspi_has_sysclk_108(struct bcm_qspi *qspi) in bcm_qspi_has_sysclk_108() argument
253 if (!has_bspi(qspi) && (qspi->mspi_spcr3_sysclk || in bcm_qspi_has_sysclk_108()
254 ((qspi->mspi_maj_rev >= 1) && in bcm_qspi_has_sysclk_108()
255 (qspi->mspi_min_rev >= 6)))) in bcm_qspi_has_sysclk_108()
[all …]
Dspi-stm32-qspi.c131 struct stm32_qspi *qspi = (struct stm32_qspi *)dev_id; in stm32_qspi_irq() local
134 cr = readl_relaxed(qspi->io_base + QSPI_CR); in stm32_qspi_irq()
135 sr = readl_relaxed(qspi->io_base + QSPI_SR); in stm32_qspi_irq()
140 writel_relaxed(cr, qspi->io_base + QSPI_CR); in stm32_qspi_irq()
141 complete(&qspi->match_completion); in stm32_qspi_irq()
149 writel_relaxed(cr, qspi->io_base + QSPI_CR); in stm32_qspi_irq()
150 complete(&qspi->data_completion); in stm32_qspi_irq()
166 static int stm32_qspi_tx_poll(struct stm32_qspi *qspi, in stm32_qspi_tx_poll() argument
184 ret = readl_relaxed_poll_timeout_atomic(qspi->io_base + QSPI_SR, in stm32_qspi_tx_poll()
188 dev_err(qspi->dev, "fifo timeout (len:%d stat:%#x)\n", in stm32_qspi_tx_poll()
[all …]
Dspi-ti-qspi.c128 static inline unsigned long ti_qspi_read(struct ti_qspi *qspi, in ti_qspi_read() argument
131 return readl(qspi->base + reg); in ti_qspi_read()
134 static inline void ti_qspi_write(struct ti_qspi *qspi, in ti_qspi_write() argument
137 writel(val, qspi->base + reg); in ti_qspi_write()
142 struct ti_qspi *qspi = spi_master_get_devdata(spi->master); in ti_qspi_setup() local
143 struct ti_qspi_regs *ctx_reg = &qspi->ctx_reg; in ti_qspi_setup()
148 dev_dbg(qspi->dev, "master busy doing other transfers\n"); in ti_qspi_setup()
152 if (!qspi->spi_max_frequency) { in ti_qspi_setup()
153 dev_err(qspi->dev, "spi max frequency not defined\n"); in ti_qspi_setup()
157 clk_rate = clk_get_rate(qspi->fclk); in ti_qspi_setup()
[all …]
DMakefile32 obj-$(CONFIG_SPI_BCM_QSPI) += spi-iproc-qspi.o spi-brcmstb-qspi.o spi-bcm-qspi.o
38 obj-$(CONFIG_SPI_COLDFIRE_QSPI) += spi-coldfire-qspi.o
55 obj-$(CONFIG_SPI_FSL_QUADSPI) += spi-fsl-qspi.o
85 obj-$(CONFIG_SPI_TI_QSPI) += spi-ti-qspi.o
95 obj-$(CONFIG_SPI_QCOM_QSPI) += spi-qcom-qspi.o
116 obj-$(CONFIG_SPI_STM32_QSPI) += spi-stm32-qspi.o
134 obj-$(CONFIG_SPI_ZYNQ_QSPI) += spi-zynq-qspi.o
Dspi-zynqmp-gqspi.c357 static void zynqmp_qspi_chipselect(struct spi_device *qspi, bool is_high) in zynqmp_qspi_chipselect() argument
359 struct zynqmp_qspi *xqspi = spi_master_get_devdata(qspi->master); in zynqmp_qspi_chipselect()
448 struct spi_device *qspi) in zynqmp_qspi_config_op() argument
459 (GQSPI_BAUD_DIV_SHIFT << baud_rate_val)) > qspi->max_speed_hz) in zynqmp_qspi_config_op()
467 if (qspi->mode & SPI_CPHA) in zynqmp_qspi_config_op()
469 if (qspi->mode & SPI_CPOL) in zynqmp_qspi_config_op()
487 static int zynqmp_qspi_setup_op(struct spi_device *qspi) in zynqmp_qspi_setup_op() argument
489 struct spi_controller *ctlr = qspi->master; in zynqmp_qspi_setup_op()
Dspi-tegra210-quad.c656 static int tegra_qspi_start_cpu_based_transfer(struct tegra_qspi *qspi, struct spi_transfer *t) in tegra_qspi_start_cpu_based_transfer() argument
661 if (qspi->cur_direction & DATA_DIR_TX) in tegra_qspi_start_cpu_based_transfer()
662 cur_words = tegra_qspi_fill_tx_fifo_from_client_txbuf(qspi, t); in tegra_qspi_start_cpu_based_transfer()
664 cur_words = qspi->curr_dma_words; in tegra_qspi_start_cpu_based_transfer()
667 tegra_qspi_writel(qspi, val, QSPI_DMA_BLK); in tegra_qspi_start_cpu_based_transfer()
669 tegra_qspi_unmask_irq(qspi); in tegra_qspi_start_cpu_based_transfer()
671 qspi->is_curr_dma_xfer = false; in tegra_qspi_start_cpu_based_transfer()
672 val = qspi->command1_reg; in tegra_qspi_start_cpu_based_transfer()
674 tegra_qspi_writel(qspi, val, QSPI_COMMAND1); in tegra_qspi_start_cpu_based_transfer()
Dspi-zynq-qspi.c381 struct zynq_qspi *qspi = spi_controller_get_devdata(ctlr); in zynq_qspi_setup_op() local
386 clk_enable(qspi->refclk); in zynq_qspi_setup_op()
387 clk_enable(qspi->pclk); in zynq_qspi_setup_op()
388 zynq_qspi_write(qspi, ZYNQ_QSPI_ENABLE_OFFSET, in zynq_qspi_setup_op()
/drivers/pinctrl/bcm/
Dpinctrl-cygnus-mux.c691 CYGNUS_PIN_FUNCTION(qspi),
/drivers/pinctrl/tegra/
Dpinctrl-tegra210.c1234 FUNCTION(qspi),
/drivers/pinctrl/renesas/
Dpfc-r8a7792.c1995 SH_PFC_FUNCTION(qspi),
Dpfc-r8a7794.c4652 SH_PFC_FUNCTION(qspi),
Dpfc-r8a7790.c4999 SH_PFC_FUNCTION(qspi),
Dpfc-r8a7791.c5449 SH_PFC_FUNCTION(qspi),