Home
last modified time | relevance | path

Searched refs:via_write (Results 1 – 5 of 5) sorted by relevance

/drivers/gpu/drm/via/
Dvia_irq.c148 via_write(dev_priv, VIA_REG_INTERRUPT, status); in via_driver_irq_handler()
164 via_write(dev_priv, VIA_REG_INTERRUPT, status | in viadrv_acknowledge_irqs()
180 via_write(dev_priv, VIA_REG_INTERRUPT, status | VIA_IRQ_VBLANK_ENABLE); in via_enable_vblank()
194 via_write(dev_priv, VIA_REG_INTERRUPT, status & ~VIA_IRQ_VBLANK_ENABLE); in via_disable_vblank()
298 via_write(dev_priv, VIA_REG_INTERRUPT, status & in via_driver_irq_preinstall()
316 via_write(dev_priv, VIA_REG_INTERRUPT, status | VIA_IRQ_GLOBAL in via_driver_irq_postinstall()
340 via_write(dev_priv, VIA_REG_INTERRUPT, status & in via_driver_irq_uninstall()
Dvia_dma.c463 via_write(dev_priv, VIA_REG_TRANSET, (HC_ParaType_PreCR << 16)); in via_hook_segment()
464 via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_hi); in via_hook_segment()
465 via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_lo); in via_hook_segment()
545 via_write(dev_priv, VIA_REG_TRANSET, (HC_ParaType_PreCR << 16)); in via_cmdbuf_start()
546 via_write(dev_priv, VIA_REG_TRANSPACE, command); in via_cmdbuf_start()
547 via_write(dev_priv, VIA_REG_TRANSPACE, start_addr_lo); in via_cmdbuf_start()
548 via_write(dev_priv, VIA_REG_TRANSPACE, end_addr_lo); in via_cmdbuf_start()
550 via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_hi); in via_cmdbuf_start()
551 via_write(dev_priv, VIA_REG_TRANSPACE, pause_addr_lo); in via_cmdbuf_start()
553 via_write(dev_priv, VIA_REG_TRANSPACE, command | HC_HAGPCMNT_MASK); in via_cmdbuf_start()
Dvia_dmablit.c214 via_write(dev_priv, VIA_PCI_DMA_MAR0 + engine*0x10, 0); in via_fire_dmablit()
215 via_write(dev_priv, VIA_PCI_DMA_DAR0 + engine*0x10, 0); in via_fire_dmablit()
216 via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DD | VIA_DMA_CSR_TD | in via_fire_dmablit()
218 via_write(dev_priv, VIA_PCI_DMA_MR0 + engine*0x04, VIA_DMA_MR_CM | VIA_DMA_MR_TDIE); in via_fire_dmablit()
219 via_write(dev_priv, VIA_PCI_DMA_BCR0 + engine*0x10, 0); in via_fire_dmablit()
220 via_write(dev_priv, VIA_PCI_DMA_DPR0 + engine*0x10, vsg->chain_start); in via_fire_dmablit()
222 via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_DE | VIA_DMA_CSR_TS); in via_fire_dmablit()
291 via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TA); in via_abort_dmablit()
299 via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD | VIA_DMA_CSR_DD); in via_dmablit_engine_off()
349 via_write(dev_priv, VIA_PCI_DMA_CSR0 + engine*0x04, VIA_DMA_CSR_TD); in via_dmablit_handler()
Dvia_verifier.c728 via_write(dev_priv, HC_REG_TRANS_SET + HC_REG_BASE, *buf++); in via_parse_header2()
735 via_write(dev_priv, HC_REG_TRANS_SPACE + HC_REG_BASE + in via_parse_header2()
756 via_write(dev_priv, HC_REG_TRANS_SPACE + HC_REG_BASE + in via_parse_header2()
846 via_write(dev_priv, (cmd & ~HALCYON_HEADER1MASK) << 2, *++buf); in via_parse_header1()
897 via_write(dev_priv, addr, *buf++); in via_parse_vheader5()
953 via_write(dev_priv, addr, *buf++); in via_parse_vheader6()
Dvia_drv.h129 static inline void via_write(struct drm_via_private *dev_priv, u32 reg, in via_write() function