Home
last modified time | relevance | path

Searched refs:clear (Results 1 – 25 of 268) sorted by relevance

1234567891011

/drivers/s390/scsi/
Dzfcp_erp.c355 void zfcp_erp_adapter_reopen(struct zfcp_adapter *adapter, int clear, in zfcp_erp_adapter_reopen() argument
360 zfcp_erp_adapter_block(adapter, clear); in zfcp_erp_adapter_reopen()
375 void zfcp_erp_adapter_shutdown(struct zfcp_adapter *adapter, int clear, in zfcp_erp_adapter_shutdown() argument
379 zfcp_erp_adapter_reopen(adapter, clear | flags, dbftag); in zfcp_erp_adapter_shutdown()
388 void zfcp_erp_port_shutdown(struct zfcp_port *port, int clear, char *dbftag) in zfcp_erp_port_shutdown() argument
391 zfcp_erp_port_reopen(port, clear | flags, dbftag); in zfcp_erp_port_shutdown()
394 static void zfcp_erp_port_block(struct zfcp_port *port, int clear) in zfcp_erp_port_block() argument
397 ZFCP_STATUS_COMMON_UNBLOCKED | clear); in zfcp_erp_port_block()
400 static void _zfcp_erp_port_forced_reopen(struct zfcp_port *port, int clear, in _zfcp_erp_port_forced_reopen() argument
403 zfcp_erp_port_block(port, clear); in _zfcp_erp_port_forced_reopen()
[all …]
/drivers/edac/
Dcell_edac.c82 u64 fir, addreg, clear = 0; in cell_edac_check() local
93 clear |= CBE_MIC_FIR_ECC_SINGLE_0_RESET; in cell_edac_check()
98 clear |= CBE_MIC_FIR_ECC_SINGLE_1_RESET; in cell_edac_check()
103 clear |= CBE_MIC_FIR_ECC_MULTI_0_RESET; in cell_edac_check()
108 clear |= CBE_MIC_FIR_ECC_MULTI_1_RESET; in cell_edac_check()
113 if (clear) { in cell_edac_check()
116 fir &= ~clear; in cell_edac_check()
Dqcom_edac.c219 goto clear; in dump_syn_reg_values()
229 goto clear; in dump_syn_reg_values()
240 goto clear; in dump_syn_reg_values()
248 clear: in dump_syn_reg_values()
/drivers/soundwire/
Dbus.c1359 u8 clear, impl_int_mask; in sdw_handle_dp0_interrupt() local
1370 clear = status & ~SDW_DP0_INTERRUPTS; in sdw_handle_dp0_interrupt()
1374 clear |= SDW_DP0_INT_TEST_FAIL; in sdw_handle_dp0_interrupt()
1384 clear |= SDW_DP0_INT_PORT_READY; in sdw_handle_dp0_interrupt()
1389 clear |= SDW_DP0_INT_BRA_FAILURE; in sdw_handle_dp0_interrupt()
1396 clear |= impl_int_mask; in sdw_handle_dp0_interrupt()
1397 *slave_status = clear; in sdw_handle_dp0_interrupt()
1401 ret = sdw_write_no_pm(slave, SDW_DP0_INT, clear); in sdw_handle_dp0_interrupt()
1432 u8 clear, impl_int_mask; in sdw_handle_port_interrupt() local
1449 clear = status & ~SDW_DPN_INTERRUPTS; in sdw_handle_port_interrupt()
[all …]
/drivers/usb/serial/
Dupd78f0730.c205 unsigned int set, unsigned int clear) in upd78f0730_tiocmset() argument
224 if (clear & TIOCM_DTR) { in upd78f0730_tiocmset()
228 if (clear & TIOCM_RTS) { in upd78f0730_tiocmset()
269 unsigned int clear = 0; in upd78f0730_dtr_rts() local
274 clear = TIOCM_DTR | TIOCM_RTS; in upd78f0730_dtr_rts()
276 upd78f0730_tiocmset(tty, set, clear); in upd78f0730_dtr_rts()
Dssu100.c130 #define clear_mctrl(dev, clear) update_mctrl((dev), 0, (clear)) argument
134 unsigned int clear) in update_mctrl() argument
139 if (((set | clear) & (TIOCM_DTR | TIOCM_RTS)) == 0) { in update_mctrl()
144 clear &= ~set; /* 'set' takes precedence over 'clear' */ in update_mctrl()
394 unsigned int set, unsigned int clear) in ssu100_tiocmset() argument
399 return update_mctrl(dev, set, clear); in ssu100_tiocmset()
Dmetro-usb.c294 unsigned int set, unsigned int clear) in metrousb_tiocmset() argument
302 dev_dbg(&port->dev, "%s - set=%d, clear=%d\n", __func__, set, clear); in metrousb_tiocmset()
312 if (clear & TIOCM_RTS) in metrousb_tiocmset()
314 if (clear & TIOCM_DTR) in metrousb_tiocmset()
/drivers/gpu/drm/nouveau/nvkm/subdev/pmu/fuc/
Dmacros.fuc197 */ clear b32 $r0
202 */ clear b32 $r0
210 */ clear b32 $r0
215 */ clear b32 $r0
236 */ clear b32 $r0
251 */ clear b32 $r0
257 */ clear b32 $r0
262 */ clear b32 $r0
/drivers/irqchip/
Dirq-mxs.c54 void __iomem *clear; member
110 icoll_priv.clear + in asm9260_unmask_irq()
195 icoll_priv.clear = NULL; in icoll_of_init()
223 icoll_priv.clear = icoll_base + ASM9260_HW_ICOLL_CLEAR0; in asm9260_of_init()
/drivers/gpu/drm/nouveau/nvkm/engine/gr/fuc/
Dhub.fuc70 clear b32 $r0
87 clear b32 $r2
183 clear b32 $r15
214 clear b32 $r1
303 clear b32 $r2
320 clear b32 $r0
404 clear b32 $r15
477 clear b32 $r15
560 clear b32 $r3
597 // $p1 clear on save, set on load
[all …]
Dgpc.fuc125 clear b32 $r0
167 clear b32 $r2
168 clear b32 $r3
169 clear b32 $r4
190 clear b32 $r3 // track GPC context size here
255 clear b32 $r7
287 clear b32 $r2
336 clear b32 $r0
398 // $p1 clear on save, set on load
415 clear b32 $r2
Dcom.fuc63 // Out: $p1 clear on success (data available)
124 // wait_donez - wait on FUC_DONE bit to become clear
159 clear b32 $r9
186 clear b32 $r9
241 // wait for STOP_TRIGGER to clear
302 clear b32 $r12
/drivers/video/fbdev/
Dn411.c78 static void n411_wait_for_ack(struct hecubafb_par *par, int clear) in n411_wait_for_ack() argument
86 if ((tmp & HCB_ACK_BIT) && (!clear)) in n411_wait_for_ack()
88 else if (!(tmp & HCB_ACK_BIT) && (clear)) in n411_wait_for_ack()
/drivers/thunderbolt/
Dnhi_ops.c93 goto clear; in icl_nhi_lc_mailbox_cmd_complete()
99 goto clear; in icl_nhi_lc_mailbox_cmd_complete()
105 clear: in icl_nhi_lc_mailbox_cmd_complete()
/drivers/gpu/drm/mga/
Dmga_state.c480 static void mga_dma_dispatch_clear(struct drm_device *dev, drm_mga_clear_t *clear) in mga_dma_dispatch_clear() argument
506 if (clear->flags & MGA_FRONT) { in mga_dma_dispatch_clear()
510 MGA_PLNWT, clear->color_mask, in mga_dma_dispatch_clear()
515 MGA_FCOL, clear->clear_color, in mga_dma_dispatch_clear()
522 if (clear->flags & MGA_BACK) { in mga_dma_dispatch_clear()
526 MGA_PLNWT, clear->color_mask, in mga_dma_dispatch_clear()
531 MGA_FCOL, clear->clear_color, in mga_dma_dispatch_clear()
538 if (clear->flags & MGA_DEPTH) { in mga_dma_dispatch_clear()
542 MGA_PLNWT, clear->depth_mask, in mga_dma_dispatch_clear()
547 MGA_FCOL, clear->clear_depth, in mga_dma_dispatch_clear()
[all …]
/drivers/spi/
Dspi-amd.c61 u8 set, u8 clear) in amd_spi_setclear_reg8() argument
65 tmp = (tmp & ~clear) | set; in amd_spi_setclear_reg8()
85 u32 set, u32 clear) in amd_spi_setclear_reg32() argument
89 tmp = (tmp & ~clear) | set; in amd_spi_setclear_reg32()
/drivers/gpu/drm/i915/display/
Dintel_de.h33 intel_de_rmw(struct drm_i915_private *i915, i915_reg_t reg, u32 clear, u32 set) in intel_de_rmw() argument
35 intel_uncore_rmw(&i915->uncore, reg, clear, set); in intel_de_rmw()
/drivers/bluetooth/
Dhci_ldisc.c314 unsigned int clear = 0; in hci_uart_set_flow_control() local
336 clear = ~set; in hci_uart_set_flow_control()
339 clear &= TIOCM_DTR | TIOCM_RTS | TIOCM_OUT1 | in hci_uart_set_flow_control()
341 status = tty->driver->ops->tiocmset(tty, set, clear); in hci_uart_set_flow_control()
349 clear = ~set; in hci_uart_set_flow_control()
352 clear &= TIOCM_DTR | TIOCM_RTS | TIOCM_OUT1 | in hci_uart_set_flow_control()
354 status = tty->driver->ops->tiocmset(tty, set, clear); in hci_uart_set_flow_control()
/drivers/bus/
Domap_l3_smx.c160 u64 status, clear; in omap3_l3_app_irq() local
194 clear = (L3_AGENT_STATUS_CLEAR_IA << int_type) | in omap3_l3_app_irq()
196 omap3_l3_writell(base, L3_AGENT_STATUS, clear); in omap3_l3_app_irq()
/drivers/tty/ipwireless/
Dtty.c305 unsigned int clear) in set_control_lines() argument
331 if (clear & TIOCM_RTS) { in set_control_lines()
340 if (clear & TIOCM_DTR) { in set_control_lines()
368 unsigned int set, unsigned int clear) in ipw_tiocmset() argument
379 return set_control_lines(tty, set, clear); in ipw_tiocmset()
/drivers/devfreq/event/
Dexynos-ppmu.c279 u32 pmnc, clear; in exynos_ppmu_v2_disable() local
282 clear = (PPMU_CCNT_MASK | PPMU_PMCNT0_MASK | PPMU_PMCNT1_MASK in exynos_ppmu_v2_disable()
284 ret = regmap_write(info->regmap, PPMU_V2_FLAG, clear); in exynos_ppmu_v2_disable()
288 ret = regmap_write(info->regmap, PPMU_V2_INTENC, clear); in exynos_ppmu_v2_disable()
292 ret = regmap_write(info->regmap, PPMU_V2_CNTENC, clear); in exynos_ppmu_v2_disable()
296 ret = regmap_write(info->regmap, PPMU_V2_CNT_RESET, clear); in exynos_ppmu_v2_disable()
/drivers/phy/renesas/
Dphy-rcar-gen3-pcie.c29 u32 clear, u32 set) in rcar_gen3_phy_pcie_modify_reg() argument
39 value &= ~clear; in rcar_gen3_phy_pcie_modify_reg()
/drivers/net/ethernet/mellanox/mlx5/core/fpga/
Dcmd.c208 bool clear, struct mlx5_fpga_qp_counters *data) in mlx5_fpga_query_qp_counters() argument
216 MLX5_SET(fpga_query_qp_counters_in, in, clear, clear); in mlx5_fpga_query_qp_counters()
/drivers/net/wireless/mediatek/mt76/
Dmmio.c69 u32 clear, u32 set) in mt76_set_irq_mask() argument
74 dev->mmio.irqmask &= ~clear; in mt76_set_irq_mask()
/drivers/gpu/drm/i915/
Dintel_uncore.h405 i915_reg_t reg, u32 clear, u32 set) in intel_uncore_rmw() argument
410 val = (old & ~clear) | set; in intel_uncore_rmw()
416 i915_reg_t reg, u32 clear, u32 set) in intel_uncore_rmw_fw() argument
421 val = (old & ~clear) | set; in intel_uncore_rmw_fw()

1234567891011