Home
last modified time | relevance | path

Searched refs:index (Results 1 – 25 of 3147) sorted by relevance

12345678910>>...126

/drivers/hwmon/
Dw83795.c118 #define IN_LSB_REG(index, type) \ argument
119 (((type) == 1) ? W83795_REG_IN_HL_LSB[(index)] \
120 : (W83795_REG_IN_HL_LSB[(index)] + 1))
150 #define W83795_REG_FAN(index) (0x2E + (index)) argument
151 #define W83795_REG_FAN_MIN_HL(index) (0xB6 + (index)) argument
152 #define W83795_REG_FAN_MIN_LSB(index) (0xC4 + (index) / 2) argument
153 #define W83795_REG_FAN_MIN_LSB_SHIFT(index) \ argument
154 (((index) & 1) ? 4 : 0)
160 #define W83795_REG_ALARM(index) (0x41 + (index)) argument
162 #define W83795_REG_BEEP(index) (0x50 + (index)) argument
[all …]
Dw83793.c116 #define W83793_REG_BEEP(index) (0x53 + (index)) argument
117 #define W83793_REG_ALARM(index) (0x4b + (index)) argument
146 #define W83793_REG_FAN(index) (0x23 + 2 * (index)) /* High byte */ argument
147 #define W83793_REG_FAN_MIN(index) (0x90 + 2 * (index)) /* High byte */ argument
159 #define W83793_REG_PWM(index, nr) (((nr) == 0 ? 0xb3 : \ argument
160 (nr) == 1 ? 0x220 : 0x218) + (index))
163 #define W83793_REG_TEMP_FAN_MAP(index) (0x201 + (index)) argument
164 #define W83793_REG_TEMP_TOL(index) (0x208 + (index)) argument
165 #define W83793_REG_TEMP_CRUISE(index) (0x210 + (index)) argument
166 #define W83793_REG_PWM_STOP_TIME(index) (0x228 + (index)) argument
[all …]
Dadm1025.c166 int index = to_sensor_dev_attr(attr)->index; in in_show() local
168 return sprintf(buf, "%u\n", IN_FROM_REG(data->in[index], in in_show()
169 in_scale[index])); in in_show()
175 int index = to_sensor_dev_attr(attr)->index; in in_min_show() local
177 return sprintf(buf, "%u\n", IN_FROM_REG(data->in_min[index], in in_min_show()
178 in_scale[index])); in in_min_show()
184 int index = to_sensor_dev_attr(attr)->index; in in_max_show() local
186 return sprintf(buf, "%u\n", IN_FROM_REG(data->in_max[index], in in_max_show()
187 in_scale[index])); in in_max_show()
193 int index = to_sensor_dev_attr(attr)->index; in temp_show() local
[all …]
/drivers/acpi/acpica/
Ddsmthdat.c20 u32 index, struct acpi_walk_state *walk_state);
24 u32 index,
31 u32 index, struct acpi_walk_state *walk_state);
104 u32 index; in acpi_ds_method_data_delete_all() local
110 for (index = 0; index < ACPI_METHOD_NUM_LOCALS; index++) { in acpi_ds_method_data_delete_all()
111 if (walk_state->local_variables[index].object) { in acpi_ds_method_data_delete_all()
113 index, in acpi_ds_method_data_delete_all()
114 walk_state->local_variables[index]. in acpi_ds_method_data_delete_all()
120 local_variables[index]); in acpi_ds_method_data_delete_all()
126 for (index = 0; index < ACPI_METHOD_NUM_ARGS; index++) { in acpi_ds_method_data_delete_all()
[all …]
/drivers/extcon/
Dextcon.c293 static bool is_extcon_attached(struct extcon_dev *edev, unsigned int index) in is_extcon_attached() argument
295 return !!(edev->state & BIT(index)); in is_extcon_attached()
298 static bool is_extcon_changed(struct extcon_dev *edev, int index, in is_extcon_changed() argument
301 int state = !!(edev->state & BIT(index)); in is_extcon_changed()
319 unsigned int id, int index,unsigned int prop) in is_extcon_property_capability() argument
329 cable = &edev->cables[index]; in is_extcon_property_capability()
351 static void init_property(struct extcon_dev *edev, unsigned int id, int index) in init_property() argument
354 struct extcon_cable *cable = &edev->cables[index]; in init_property()
434 int index; in extcon_sync() local
441 index = find_cable_index_by_id(edev, id); in extcon_sync()
[all …]
/drivers/staging/octeon/
Dethernet-spi.c20 static void cvm_oct_spxx_int_pr(union cvmx_spxx_int_reg spx_int_reg, int index) in cvm_oct_spxx_int_pr() argument
23 pr_err("SPI%d: SRX Spi4 interface down\n", index); in cvm_oct_spxx_int_pr()
25 pr_err("SPI%d: SRX Spi4 Calendar table parity error\n", index); in cvm_oct_spxx_int_pr()
28 index); in cvm_oct_spxx_int_pr()
30 pr_err("SPI%d: SRX Spi4 DIP4 error\n", index); in cvm_oct_spxx_int_pr()
33 index); in cvm_oct_spxx_int_pr()
36 index); in cvm_oct_spxx_int_pr()
39 index); in cvm_oct_spxx_int_pr()
42 index); in cvm_oct_spxx_int_pr()
44 pr_err("SPI%d: SRX Spi4 async FIFO overflow\n", index); in cvm_oct_spxx_int_pr()
[all …]
/drivers/phy/tegra/
Dxusb-tegra186.c284 unsigned int index) in tegra186_usb2_lane_probe() argument
294 usb2->base.soc = &pad->soc->lanes[index]; in tegra186_usb2_lane_probe()
295 usb2->base.index = index; in tegra186_usb2_lane_probe()
320 unsigned int index = lane->index; in tegra186_utmi_enable_phy_sleepwalk() local
326 value = ao_readl(priv, XUSB_AO_UTMIP_SLEEPWALK_CFG(index)); in tegra186_utmi_enable_phy_sleepwalk()
328 ao_writel(priv, value, XUSB_AO_UTMIP_SLEEPWALK_CFG(index)); in tegra186_utmi_enable_phy_sleepwalk()
331 value = ao_readl(priv, XUSB_AO_UTMIP_SLEEPWALK_CFG(index)); in tegra186_utmi_enable_phy_sleepwalk()
333 ao_writel(priv, value, XUSB_AO_UTMIP_SLEEPWALK_CFG(index)); in tegra186_utmi_enable_phy_sleepwalk()
342 value = ao_readl(priv, XUSB_AO_UTMIP_SLEEPWALK_CFG(index)); in tegra186_utmi_enable_phy_sleepwalk()
345 ao_writel(priv, value, XUSB_AO_UTMIP_SLEEPWALK_CFG(index)); in tegra186_utmi_enable_phy_sleepwalk()
[all …]
/drivers/gpu/drm/rcar-du/
Drcar_du_plane.c105 if (plane->group->index != 0) in rcar_du_plane_hwalloc()
111 fixed = plane->group->index == 0 ? 1 : 0; in rcar_du_plane_hwalloc()
147 unsigned int index; in rcar_du_atomic_check_planes() local
154 plane->group->index, plane - plane->group->planes); in rcar_du_atomic_check_planes()
164 index = plane - plane->group->planes; in rcar_du_atomic_check_planes()
165 group_freed_planes[plane->group->index] |= 1 << index; in rcar_du_atomic_check_planes()
177 groups |= 1 << plane->group->index; in rcar_du_atomic_check_planes()
180 index = plane - plane->group->planes; in rcar_du_atomic_check_planes()
181 group_freed_planes[plane->group->index] |= 1 << index; in rcar_du_atomic_check_planes()
199 unsigned int index = ffs(groups) - 1; in rcar_du_atomic_check_planes() local
[all …]
/drivers/platform/x86/intel/telemetry/
Ddebugfs.c68 if (evtlog[index].telem_evtid == (EVTID)) { \
77 if (evtlog[index].telem_evtid == (EVTID)) { \
78 (CTR) = evtlog[index].telem_evtlog; \
341 int index, idx, ret, err = 0; in telem_pss_states_show() local
357 for (index = 0; index < ret; index++) { in telem_pss_states_show()
359 name[index], evtlog[index].telem_evtlog); in telem_pss_states_show()
362 if (evtlog[index].telem_evtid == conf->pss_idle_id) { in telem_pss_states_show()
364 (evtlog[index].telem_evtlog >> in telem_pss_states_show()
371 pss_idle, evtlog[index].telem_evtlog, in telem_pss_states_show()
377 evtlog[index].telem_evtlog, in telem_pss_states_show()
[all …]
Dpltdrv.c247 static inline int telemetry_plt_config_ioss_event(u32 evt_id, int index) in telemetry_plt_config_ioss_event() argument
253 write_buf |= index; in telemetry_plt_config_ioss_event()
260 static inline int telemetry_plt_config_pss_event(u32 evt_id, int index) in telemetry_plt_config_pss_event() argument
267 index, 0, &write_buf, NULL); in telemetry_plt_config_pss_event()
277 int ret, index, idx; in telemetry_setup_iossevtconfig() local
350 for (index = 0; index < num_ioss_evts; index++) { in telemetry_setup_iossevtconfig()
351 telm_conf->ioss_config.telem_evts[index].evt_id = in telemetry_setup_iossevtconfig()
352 ioss_evtmap[index]; in telemetry_setup_iossevtconfig()
355 telm_conf->ioss_config.telem_evts[index].evt_id, in telemetry_setup_iossevtconfig()
356 index)) { in telemetry_setup_iossevtconfig()
[all …]
/drivers/block/zram/
Dzram_drv.c58 static void zram_free_page(struct zram *zram, size_t index);
60 u32 index, int offset, struct bio *bio);
63 static int zram_slot_trylock(struct zram *zram, u32 index) in zram_slot_trylock() argument
65 return bit_spin_trylock(ZRAM_LOCK, &zram->table[index].flags); in zram_slot_trylock()
68 static void zram_slot_lock(struct zram *zram, u32 index) in zram_slot_lock() argument
70 bit_spin_lock(ZRAM_LOCK, &zram->table[index].flags); in zram_slot_lock()
73 static void zram_slot_unlock(struct zram *zram, u32 index) in zram_slot_unlock() argument
75 bit_spin_unlock(ZRAM_LOCK, &zram->table[index].flags); in zram_slot_unlock()
88 static unsigned long zram_get_handle(struct zram *zram, u32 index) in zram_get_handle() argument
90 return zram->table[index].handle; in zram_get_handle()
[all …]
/drivers/firmware/tegra/
Dbpmp-tegra210.c37 static u32 bpmp_channel_status(struct tegra_bpmp *bpmp, unsigned int index) in bpmp_channel_status() argument
41 return __raw_readl(priv->arb_sema + STA_OFFSET) & CH_MASK(index); in bpmp_channel_status()
46 unsigned int index = channel->index; in tegra210_bpmp_is_response_ready() local
48 return bpmp_channel_status(channel->bpmp, index) == MA_ACKD(index); in tegra210_bpmp_is_response_ready()
53 unsigned int index = channel->index; in tegra210_bpmp_is_request_ready() local
55 return bpmp_channel_status(channel->bpmp, index) == SL_SIGL(index); in tegra210_bpmp_is_request_ready()
61 unsigned int index = channel->index; in tegra210_bpmp_is_request_channel_free() local
63 return bpmp_channel_status(channel->bpmp, index) == MA_FREE(index); in tegra210_bpmp_is_request_channel_free()
69 unsigned int index = channel->index; in tegra210_bpmp_is_response_channel_free() local
71 return bpmp_channel_status(channel->bpmp, index) == SL_QUED(index); in tegra210_bpmp_is_response_channel_free()
[all …]
/drivers/cpuidle/
Dcpuidle-tegra.c164 int index, unsigned int cpu) in tegra_cpuidle_state_enter() argument
176 if (index == TEGRA_CC6) { in tegra_cpuidle_state_enter()
186 switch (index) { in tegra_cpuidle_state_enter()
204 return err ?: index; in tegra_cpuidle_state_enter()
207 static int tegra_cpuidle_adjust_state_index(int index, unsigned int cpu) in tegra_cpuidle_adjust_state_index() argument
213 if (cpu > 0 || index != TEGRA_C7 || tegra_get_chip_id() != TEGRA30) in tegra_cpuidle_adjust_state_index()
214 return index; in tegra_cpuidle_adjust_state_index()
218 index = TEGRA_C1; in tegra_cpuidle_adjust_state_index()
220 index = TEGRA_CC6; in tegra_cpuidle_adjust_state_index()
222 return index; in tegra_cpuidle_adjust_state_index()
[all …]
Dcpuidle-powernv.c51 int index) in get_snooze_timeout() argument
58 for (i = index + 1; i < drv->state_count; i++) { in get_snooze_timeout()
70 int index) in snooze_loop() argument
78 snooze_exit_time = get_tb() + get_snooze_timeout(dev, drv, index); in snooze_loop()
100 return index; in snooze_loop()
105 int index) in nap_loop() argument
109 return index; in nap_loop()
116 int index) in fastsleep_loop() argument
122 return index; in fastsleep_loop()
136 return index; in fastsleep_loop()
[all …]
/drivers/gpu/drm/amd/display/modules/hdcp/
Dhdcp_log.h41 hdcp->config.index, \
48 hdcp->config.index, displayIndex)
52 hdcp->config.index, displayIndex)
56 hdcp->config.index, displayIndex)
60 hdcp->config.index, displayIndex)
66 hdcp->config.index, displayIndex)
70 hdcp->config.index, str)
74 hdcp->config.index, str)
79 hdcp->config.index, \
83 "[Link %d] > %s", hdcp->config.index, \
[all …]
/drivers/net/ethernet/mellanox/mlxsw/
Ditem.h26 __mlxsw_item_offset(const struct mlxsw_item *item, unsigned short index, in __mlxsw_item_offset() argument
29 BUG_ON(index && !item->step); in __mlxsw_item_offset()
39 return ((item->offset + item->step * index + item->in_step_offset) / in __mlxsw_item_offset()
45 unsigned short index) in __mlxsw_item_get8() argument
47 unsigned int offset = __mlxsw_item_offset(item, index, sizeof(u8)); in __mlxsw_item_get8()
60 unsigned short index, u8 val) in __mlxsw_item_set8() argument
62 unsigned int offset = __mlxsw_item_offset(item, index, in __mlxsw_item_set8()
79 unsigned short index) in __mlxsw_item_get16() argument
81 unsigned int offset = __mlxsw_item_offset(item, index, sizeof(u16)); in __mlxsw_item_get16()
94 unsigned short index, u16 val) in __mlxsw_item_set16() argument
[all …]
/drivers/scsi/
Dnsp32_io.h13 unsigned int index, in nsp32_write1() argument
16 outb(val, (base + index)); in nsp32_write1()
20 unsigned int index) in nsp32_read1() argument
22 return inb(base + index); in nsp32_read1()
26 unsigned int index, in nsp32_write2() argument
29 outw(val, (base + index)); in nsp32_write2()
33 unsigned int index) in nsp32_read2() argument
35 return inw(base + index); in nsp32_read2()
39 unsigned int index, in nsp32_write4() argument
42 outl(val, (base + index)); in nsp32_write4()
[all …]
/drivers/net/ethernet/marvell/mvpp2/
Dmvpp2_prs.c26 if (pe->index > MVPP2_PRS_TCAM_SRAM_SIZE - 1) in mvpp2_prs_hw_write()
33 mvpp2_write(priv, MVPP2_PRS_SRAM_IDX_REG, pe->index); in mvpp2_prs_hw_write()
38 mvpp2_write(priv, MVPP2_PRS_TCAM_IDX_REG, pe->index); in mvpp2_prs_hw_write()
55 pe->index = tid; in mvpp2_prs_init_from_hw()
58 mvpp2_write(priv, MVPP2_PRS_TCAM_IDX_REG, pe->index); in mvpp2_prs_init_from_hw()
69 mvpp2_write(priv, MVPP2_PRS_SRAM_IDX_REG, pe->index); in mvpp2_prs_init_from_hw()
77 static void mvpp2_prs_hw_inv(struct mvpp2 *priv, int index) in mvpp2_prs_hw_inv() argument
80 mvpp2_write(priv, MVPP2_PRS_TCAM_IDX_REG, index); in mvpp2_prs_hw_inv()
86 static void mvpp2_prs_shadow_set(struct mvpp2 *priv, int index, int lu) in mvpp2_prs_shadow_set() argument
88 priv->prs_shadow[index].valid = true; in mvpp2_prs_shadow_set()
[all …]
/drivers/infiniband/sw/rxe/
Drxe_pool.c105 pool->index.max_index = max; in rxe_pool_init_index()
106 pool->index.min_index = min; in rxe_pool_init_index()
109 pool->index.table = kmalloc(size, GFP_KERNEL); in rxe_pool_init_index()
110 if (!pool->index.table) { in rxe_pool_init_index()
115 pool->index.table_size = size; in rxe_pool_init_index()
116 bitmap_zero(pool->index.table, max - min + 1); in rxe_pool_init_index()
138 pool->index.tree = RB_ROOT; in rxe_pool_init()
169 kfree(pool->index.table); in rxe_pool_cleanup()
174 u32 index; in alloc_index() local
175 u32 range = pool->index.max_index - pool->index.min_index + 1; in alloc_index()
[all …]
/drivers/gpu/drm/fsl-dcu/
Dfsl_dcu_drm_plane.c26 unsigned int index; in fsl_dcu_drm_plane_index() local
28 index = drm_plane_index(plane); in fsl_dcu_drm_plane_index()
29 if (index < total_layer) in fsl_dcu_drm_plane_index()
30 return total_layer - index - 1; in fsl_dcu_drm_plane_index()
67 int index; in fsl_dcu_drm_plane_atomic_disable() local
69 index = fsl_dcu_drm_plane_index(plane); in fsl_dcu_drm_plane_atomic_disable()
70 if (index < 0) in fsl_dcu_drm_plane_atomic_disable()
73 regmap_read(fsl_dev->regmap, DCU_CTRLDESCLN(index, 4), &value); in fsl_dcu_drm_plane_atomic_disable()
75 regmap_write(fsl_dev->regmap, DCU_CTRLDESCLN(index, 4), value); in fsl_dcu_drm_plane_atomic_disable()
88 int index; in fsl_dcu_drm_plane_atomic_update() local
[all …]
/drivers/infiniband/hw/mthca/
Dmthca_mcg.c65 u16 *hash, int *prev, int *index) in find_mgm() argument
88 *index = *hash; in find_mgm()
92 err = mthca_READ_MGM(dev, *index, mgm_mailbox); in find_mgm()
99 if (*index != *hash) { in find_mgm()
109 *prev = *index; in find_mgm()
110 *index = be32_to_cpu(mgm->next_gid_index) >> 6; in find_mgm()
111 } while (*index); in find_mgm()
113 *index = -1; in find_mgm()
126 int index, prev; in mthca_multicast_attach() local
138 err = find_mgm(dev, gid->raw, mailbox, &hash, &prev, &index); in mthca_multicast_attach()
[all …]
/drivers/clk/sunxi/
Dclk-sun8i-bus-gates.c34 int index; in sun8i_h3_bus_gates_init() local
61 of_property_for_each_u32(node, "clock-indices", prop, p, index) { in sun8i_h3_bus_gates_init()
65 if (index == 17 || (index >= 29 && index <= 31)) in sun8i_h3_bus_gates_init()
67 else if (index <= 63 || index >= 128) in sun8i_h3_bus_gates_init()
69 else if (index >= 64 && index <= 95) in sun8i_h3_bus_gates_init()
71 else if (index >= 96 && index <= 127) in sun8i_h3_bus_gates_init()
78 clk_reg = reg + 4 * (index / 32); in sun8i_h3_bus_gates_init()
79 clk_bit = index % 32; in sun8i_h3_bus_gates_init()
81 clk_data->clks[index] = clk_register_gate(NULL, clk_name, in sun8i_h3_bus_gates_init()
87 if (IS_ERR(clk_data->clks[index])) { in sun8i_h3_bus_gates_init()
/drivers/clk/sprd/
Dpll.c39 sprd_pll_read(const struct sprd_pll *pll, u8 index) in sprd_pll_read() argument
44 if (WARN_ON(index >= pll->regs_num)) in sprd_pll_read()
47 regmap_read(common->regmap, common->reg + index * 4, &val); in sprd_pll_read()
53 sprd_pll_write(const struct sprd_pll *pll, u8 index, in sprd_pll_write() argument
60 if (WARN_ON(index >= pll->regs_num)) in sprd_pll_write()
63 offset = common->reg + index * 4; in sprd_pll_write()
71 u32 shift, mask, index, refin_id = 3; in pll_get_refin() local
75 index = pindex(pll, PLL_REFIN); in pll_get_refin()
78 refin_id = (sprd_pll_read(pll, index) & mask) >> shift; in pll_get_refin()
153 u32 mask, shift, width, ibias_val, index; in _sprd_pll_set_rate() local
[all …]
/drivers/gpu/drm/nouveau/nvkm/engine/disp/
Dvga.c69 nvkm_rdvgas(struct nvkm_device *device, int head, u8 index) in nvkm_rdvgas() argument
71 nvkm_wrport(device, head, 0x03c4, index); in nvkm_rdvgas()
76 nvkm_wrvgas(struct nvkm_device *device, int head, u8 index, u8 value) in nvkm_wrvgas() argument
78 nvkm_wrport(device, head, 0x03c4, index); in nvkm_wrvgas()
83 nvkm_rdvgag(struct nvkm_device *device, int head, u8 index) in nvkm_rdvgag() argument
85 nvkm_wrport(device, head, 0x03ce, index); in nvkm_rdvgag()
90 nvkm_wrvgag(struct nvkm_device *device, int head, u8 index, u8 value) in nvkm_wrvgag() argument
92 nvkm_wrport(device, head, 0x03ce, index); in nvkm_wrvgag()
97 nvkm_rdvgac(struct nvkm_device *device, int head, u8 index) in nvkm_rdvgac() argument
99 nvkm_wrport(device, head, 0x03d4, index); in nvkm_rdvgac()
[all …]
/drivers/net/ethernet/marvell/octeontx2/af/
Drvu_npc.c172 int index; in npc_get_nixlf_mcam_index() local
178 index = mcam->pf_offset + (pf * RSVD_MCAM_ENTRIES_PER_PF); in npc_get_nixlf_mcam_index()
183 return index; in npc_get_nixlf_mcam_index()
185 return index + 1; in npc_get_nixlf_mcam_index()
187 return index + 2; in npc_get_nixlf_mcam_index()
193 int npc_get_bank(struct npc_mcam *mcam, int index) in npc_get_bank() argument
195 int bank = index / mcam->banksize; in npc_get_bank()
205 int blkaddr, int index) in is_mcam_entry_enabled() argument
207 int bank = npc_get_bank(mcam, index); in is_mcam_entry_enabled()
210 index &= (mcam->banksize - 1); in is_mcam_entry_enabled()
[all …]

12345678910>>...126