Home
last modified time | relevance | path

Searched refs:rq_regs_l (Results 1 – 14 of 14) sorted by relevance

/drivers/gpu/drm/amd/display/dc/dcn21/
Ddcn21_hubp.c151 CHUNK_SIZE, rq_regs->rq_regs_l.chunk_size, in hubp21_program_requestor()
152 MIN_CHUNK_SIZE, rq_regs->rq_regs_l.min_chunk_size, in hubp21_program_requestor()
153 META_CHUNK_SIZE, rq_regs->rq_regs_l.meta_chunk_size, in hubp21_program_requestor()
154 MIN_META_CHUNK_SIZE, rq_regs->rq_regs_l.min_meta_chunk_size, in hubp21_program_requestor()
155 DPTE_GROUP_SIZE, rq_regs->rq_regs_l.dpte_group_size, in hubp21_program_requestor()
156 VM_GROUP_SIZE, rq_regs->rq_regs_l.mpte_group_size, in hubp21_program_requestor()
157 SWATH_HEIGHT, rq_regs->rq_regs_l.swath_height, in hubp21_program_requestor()
158 PTE_ROW_HEIGHT_LINEAR, rq_regs->rq_regs_l.pte_row_height_linear); in hubp21_program_requestor()
273 CHUNK_SIZE, &rq_regs.rq_regs_l.chunk_size, in hubp21_validate_dml_output()
274 MIN_CHUNK_SIZE, &rq_regs.rq_regs_l.min_chunk_size, in hubp21_validate_dml_output()
[all …]
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_hubp.c209 CHUNK_SIZE, rq_regs->rq_regs_l.chunk_size, in hubp2_program_requestor()
210 MIN_CHUNK_SIZE, rq_regs->rq_regs_l.min_chunk_size, in hubp2_program_requestor()
211 META_CHUNK_SIZE, rq_regs->rq_regs_l.meta_chunk_size, in hubp2_program_requestor()
212 MIN_META_CHUNK_SIZE, rq_regs->rq_regs_l.min_meta_chunk_size, in hubp2_program_requestor()
213 DPTE_GROUP_SIZE, rq_regs->rq_regs_l.dpte_group_size, in hubp2_program_requestor()
214 MPTE_GROUP_SIZE, rq_regs->rq_regs_l.mpte_group_size, in hubp2_program_requestor()
215 SWATH_HEIGHT, rq_regs->rq_regs_l.swath_height, in hubp2_program_requestor()
216 PTE_ROW_HEIGHT_LINEAR, rq_regs->rq_regs_l.pte_row_height_linear); in hubp2_program_requestor()
1267 CHUNK_SIZE, &rq_regs->rq_regs_l.chunk_size, in hubp2_read_state()
1268 MIN_CHUNK_SIZE, &rq_regs->rq_regs_l.min_chunk_size, in hubp2_read_state()
[all …]
/drivers/gpu/drm/amd/display/dc/dcn10/
Ddcn10_hubp.c566 CHUNK_SIZE, rq_regs->rq_regs_l.chunk_size, in hubp1_program_requestor()
567 MIN_CHUNK_SIZE, rq_regs->rq_regs_l.min_chunk_size, in hubp1_program_requestor()
568 META_CHUNK_SIZE, rq_regs->rq_regs_l.meta_chunk_size, in hubp1_program_requestor()
569 MIN_META_CHUNK_SIZE, rq_regs->rq_regs_l.min_meta_chunk_size, in hubp1_program_requestor()
570 DPTE_GROUP_SIZE, rq_regs->rq_regs_l.dpte_group_size, in hubp1_program_requestor()
571 MPTE_GROUP_SIZE, rq_regs->rq_regs_l.mpte_group_size, in hubp1_program_requestor()
572 SWATH_HEIGHT, rq_regs->rq_regs_l.swath_height, in hubp1_program_requestor()
573 PTE_ROW_HEIGHT_LINEAR, rq_regs->rq_regs_l.pte_row_height_linear); in hubp1_program_requestor()
1080 CHUNK_SIZE, &rq_regs->rq_regs_l.chunk_size, in hubp1_read_state()
1081 MIN_CHUNK_SIZE, &rq_regs->rq_regs_l.min_chunk_size, in hubp1_read_state()
[all …]
Ddcn10_hw_sequencer_debug.c213 rq_regs->crq_expansion_mode, rq_regs->plane1_base_address, rq_regs->rq_regs_l.chunk_size, in dcn10_get_rq_states()
214 rq_regs->rq_regs_l.min_chunk_size, rq_regs->rq_regs_l.meta_chunk_size, in dcn10_get_rq_states()
215 rq_regs->rq_regs_l.min_meta_chunk_size, rq_regs->rq_regs_l.dpte_group_size, in dcn10_get_rq_states()
216 rq_regs->rq_regs_l.mpte_group_size, rq_regs->rq_regs_l.swath_height, in dcn10_get_rq_states()
217 …rq_regs->rq_regs_l.pte_row_height_linear, rq_regs->rq_regs_c.chunk_size, rq_regs->rq_regs_c.min_ch… in dcn10_get_rq_states()
Ddcn10_hw_sequencer.c210 rq_regs->crq_expansion_mode, rq_regs->plane1_base_address, rq_regs->rq_regs_l.chunk_size, in dcn10_log_hubp_states()
211 rq_regs->rq_regs_l.min_chunk_size, rq_regs->rq_regs_l.meta_chunk_size, in dcn10_log_hubp_states()
212 rq_regs->rq_regs_l.min_meta_chunk_size, rq_regs->rq_regs_l.dpte_group_size, in dcn10_log_hubp_states()
213 rq_regs->rq_regs_l.mpte_group_size, rq_regs->rq_regs_l.swath_height, in dcn10_log_hubp_states()
214 …rq_regs->rq_regs_l.pte_row_height_linear, rq_regs->rq_regs_c.chunk_size, rq_regs->rq_regs_c.min_ch… in dcn10_log_hubp_states()
/drivers/gpu/drm/amd/display/dc/dcn30/
Ddcn30_hubp.c445 CHUNK_SIZE, &rq_regs->rq_regs_l.chunk_size, in hubp3_read_state()
446 MIN_CHUNK_SIZE, &rq_regs->rq_regs_l.min_chunk_size, in hubp3_read_state()
447 META_CHUNK_SIZE, &rq_regs->rq_regs_l.meta_chunk_size, in hubp3_read_state()
448 MIN_META_CHUNK_SIZE, &rq_regs->rq_regs_l.min_meta_chunk_size, in hubp3_read_state()
449 DPTE_GROUP_SIZE, &rq_regs->rq_regs_l.dpte_group_size, in hubp3_read_state()
450 SWATH_HEIGHT, &rq_regs->rq_regs_l.swath_height, in hubp3_read_state()
451 PTE_ROW_HEIGHT_LINEAR, &rq_regs->rq_regs_l.pte_row_height_linear); in hubp3_read_state()
/drivers/gpu/drm/amd/display/dc/dml/
Ddisplay_rq_dlg_helpers.c183 print__data_rq_regs_st(mode_lib, rq_regs.rq_regs_l); in print__rq_regs_st()
Ddisplay_mode_structs.h532 display_data_rq_regs_st rq_regs_l; member
Ddml1_display_rq_dlg_calc.c239 extract_rq_sizing_regs(mode_lib, &(rq_regs->rq_regs_l), rq_param.sizing.rq_l); in dml1_extract_rq_regs()
243 rq_regs->rq_regs_l.swath_height = dml_log2(rq_param.dlg.rq_l.swath_height); in dml1_extract_rq_regs()
/drivers/gpu/drm/amd/display/dc/dml/dcn20/
Ddisplay_rq_dlg_calc_20.c196 extract_rq_sizing_regs(mode_lib, &(rq_regs->rq_regs_l), rq_param.sizing.rq_l); in extract_rq_regs()
198 rq_regs->rq_regs_l.pte_row_height_linear = dml_floor(dml_log2(rq_param.dlg.rq_l.dpte_row_height), in extract_rq_regs()
207 rq_regs->rq_regs_l.swath_height = dml_log2(rq_param.dlg.rq_l.swath_height); in extract_rq_regs()
Ddisplay_rq_dlg_calc_20v2.c196 extract_rq_sizing_regs(mode_lib, &(rq_regs->rq_regs_l), rq_param.sizing.rq_l); in extract_rq_regs()
198 rq_regs->rq_regs_l.pte_row_height_linear = dml_floor(dml_log2(rq_param.dlg.rq_l.dpte_row_height), in extract_rq_regs()
207 rq_regs->rq_regs_l.swath_height = dml_log2(rq_param.dlg.rq_l.swath_height); in extract_rq_regs()
/drivers/gpu/drm/amd/display/dc/dml/dcn21/
Ddisplay_rq_dlg_calc_21.c174 extract_rq_sizing_regs(mode_lib, &(rq_regs->rq_regs_l), rq_param.sizing.rq_l); in extract_rq_regs()
176 rq_regs->rq_regs_l.pte_row_height_linear = dml_floor( in extract_rq_regs()
187 rq_regs->rq_regs_l.swath_height = dml_log2(rq_param.dlg.rq_l.swath_height); in extract_rq_regs()
/drivers/gpu/drm/amd/display/dc/dml/dcn31/
Ddisplay_rq_dlg_calc_31.c204 extract_rq_sizing_regs(mode_lib, &(rq_regs->rq_regs_l), rq_param.sizing.rq_l); in extract_rq_regs()
206 …rq_regs->rq_regs_l.pte_row_height_linear = dml_floor(dml_log2(rq_param.dlg.rq_l.dpte_row_height), … in extract_rq_regs()
213 rq_regs->rq_regs_l.swath_height = dml_log2(rq_param.dlg.rq_l.swath_height); in extract_rq_regs()
/drivers/gpu/drm/amd/display/dc/dml/dcn30/
Ddisplay_rq_dlg_calc_30.c121 extract_rq_sizing_regs(mode_lib, &(rq_regs->rq_regs_l), rq_param.sizing.rq_l); in extract_rq_regs()
123 rq_regs->rq_regs_l.pte_row_height_linear = dml_floor(dml_log2(rq_param.dlg.rq_l.dpte_row_height), in extract_rq_regs()
132 rq_regs->rq_regs_l.swath_height = dml_log2(rq_param.dlg.rq_l.swath_height); in extract_rq_regs()