Home
last modified time | relevance | path

Searched defs:_table (Results 1 – 17 of 17) sorted by relevance

/drivers/clk/sprd/
Dmux.h32 #define _SPRD_MUX_CLK(_shift, _width, _table) \ argument
39 #define SPRD_MUX_CLK_HW_INIT_FN(_struct, _name, _parents, _table, \ argument
51 #define SPRD_MUX_CLK_TABLE(_struct, _name, _parents, _table, \ argument
62 #define SPRD_MUX_CLK_DATA_TABLE(_struct, _name, _parents, _table, \ argument
Dcomposite.h21 #define SPRD_COMP_CLK_HW_INIT_FN(_struct, _name, _parent, _reg, _table, \ argument
35 #define SPRD_COMP_CLK_TABLE(_struct, _name, _parent, _reg, _table, \ argument
46 #define SPRD_COMP_CLK_DATA_TABLE(_struct, _name, _parent, _reg, _table, \ argument
/drivers/clk/actions/
Dowl-pll.h42 _width, _min_mul, _max_mul, _delay, _table) \ argument
56 _shift, _width, _min_mul, _max_mul, _table, _flags) \ argument
71 _shift, _width, _min_mul, _max_mul, _table, _flags) \ argument
85 _shift, _width, _min_mul, _max_mul, _delay, _table, \ argument
Dowl-divider.h29 #define OWL_DIVIDER_HW(_reg, _shift, _width, _div_flags, _table) \ argument
39 _shift, _width, _table, _div_flags, _flags) \ argument
Dowl-factor.h35 #define OWL_FACTOR_HW(_reg, _shift, _width, _fct_flags, _table) \ argument
45 _shift, _width, _table, _fct_flags, _flags) \ argument
/drivers/clk/sunxi-ng/
Dccu_div.h43 #define _SUNXI_CCU_DIV_TABLE_FLAGS(_shift, _width, _table, _flags) \ argument
51 #define _SUNXI_CCU_DIV_TABLE(_shift, _width, _table) \ argument
89 _table, _gate, _flags) \ argument
106 _table, _flags) \ argument
112 _parents, _table, \ argument
Dccu_mux.h32 #define _SUNXI_CCU_MUX_TABLE(_shift, _width, _table) \ argument
50 #define SUNXI_CCU_MUX_TABLE_WITH_GATE(_struct, _name, _parents, _table, \ argument
Dccu_sdm.h41 #define _SUNXI_CCU_SDM(_table, _enable, \ argument
/drivers/iio/health/
Dafe440x.h117 #define AFE440X_TABLE_ATTR(_name, _table) \ argument
145 #define AFE440X_ATTR(_name, _field, _table) \ argument
/drivers/clk/nxp/
Dclk-lpc18xx-cgu.c172 #define LPC1XX_CGU_SRC_CLK_DIV(_id, _width, _table) \ argument
206 #define LPC1XX_CGU_BASE_CLK(_id, _table, _flags) \ argument
272 #define LPC1XX_CGU_CLK_PLL(_id, _table, _pll_ops) \ argument
Dclk-lpc32xx.c1109 #define LPC32XX_DEFINE_MUX(_idx, _reg, _shift, _mask, _table, _flags) \ argument
1130 #define LPC32XX_DEFINE_DIV(_idx, _reg, _shift, _width, _table, _flags) \ argument
/drivers/clk/mvebu/
Darmada-37xx-periph.c159 #define PERIPH_DIV(_name, _reg, _shift, _table) \ argument
186 #define PERIPH_CLK_FULL(_name, _bit, _shift, _reg, _shift1, _table) \ argument
191 #define PERIPH_CLK_GATE_DIV(_name, _bit, _reg, _shift, _table) \ argument
/drivers/regulator/
Dbcm590xx-regulator.c149 #define BCM590XX_REG_TABLE(_name, _table) \ argument
Dmax8998.c490 #define MAX8998_CURRENT_REG(_name, _ops, _table, _reg, _mask) \ argument
/drivers/clk/at91/
Dsama7g5.c19 #define SAMA7G5_INIT_TABLE(_table, _count) \ argument
/drivers/clk/
Dclk-bm1880.c144 _div_shift, _div_width, _div_initval, _table, \ argument
184 _table, _flags) { \ argument
/drivers/clk/tegra/
Dclk.h645 _gate_flags, _table, _lock) \ argument
688 _clk_num, _gate_flags, _clk_id, _table, \ argument