Home
last modified time | relevance | path

Searched refs:ARM64_FEATURE_MASK (Results 1 – 6 of 6) sorted by relevance

/arch/arm64/include/asm/
Dkvm_pkvm.h73 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_FP) | \
74 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_AdvSIMD) | \
75 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_GIC) | \
76 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_DIT) | \
77 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV2) | \
78 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV3) \
90 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL0), ID_AA64PFR0_EL1_ELx_64BIT_ONLY) | \
91 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL1), ID_AA64PFR0_EL1_ELx_64BIT_ONLY) | \
92 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL2), ID_AA64PFR0_EL1_ELx_64BIT_ONLY) | \
93 FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL3), ID_AA64PFR0_EL1_ELx_64BIT_ONLY) | \
[all …]
Dsysreg.h1320 #define ARM64_FEATURE_MASK(x) (GENMASK_ULL(x##_SHIFT + ARM64_FEATURE_FIELD_BITS - 1, x##_SHIFT)) macro
/arch/arm64/kvm/hyp/nvhe/
Dsys_regs.c102 allow_mask &= ~ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_MTE); in get_pvm_id_aa64pfr1()
167 allow_mask &= ~(ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_APA) | in get_pvm_id_aa64isar1()
168 ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_API) | in get_pvm_id_aa64isar1()
169 ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_GPA) | in get_pvm_id_aa64isar1()
170 ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_GPI)); in get_pvm_id_aa64isar1()
180 allow_mask &= ~(ARM64_FEATURE_MASK(ID_AA64ISAR2_EL1_APA3) | in get_pvm_id_aa64isar2()
181 ARM64_FEATURE_MASK(ID_AA64ISAR2_EL1_GPA3)); in get_pvm_id_aa64isar2()
277 BUILD_BUG_ON(FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL1), in pvm_access_id_aarch32()
Dpkvm.c82 BUILD_BUG_ON(FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL0), in pvm_init_traps_aa64pfr0()
84 BUILD_BUG_ON(FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_EL1), in pvm_init_traps_aa64pfr0()
91 BUILD_BUG_ON(!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_FP), in pvm_init_traps_aa64pfr0()
93 BUILD_BUG_ON(!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_AdvSIMD), in pvm_init_traps_aa64pfr0()
97 if (FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_RAS), feature_ids) < in pvm_init_traps_aa64pfr0()
104 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_AMU), feature_ids)) { in pvm_init_traps_aa64pfr0()
110 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_SVE), feature_ids)) in pvm_init_traps_aa64pfr0()
128 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_MTE), feature_ids)) { in pvm_init_traps_aa64pfr1()
148 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64DFR0_EL1_PMUVer), feature_ids)) { in pvm_init_traps_aa64dfr0()
155 if (!FIELD_GET(ARM64_FEATURE_MASK(ID_AA64DFR0_EL1_DebugVer), feature_ids)) in pvm_init_traps_aa64dfr0()
[all …]
/arch/arm64/kvm/
Dsys_regs.c1046 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_SVE); in read_id_reg()
1047 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_AMU); in read_id_reg()
1048 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV2); in read_id_reg()
1049 val |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV2), (u64)vcpu->kvm->arch.pfr0_csv2); in read_id_reg()
1050 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV3); in read_id_reg()
1051 val |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV3), (u64)vcpu->kvm->arch.pfr0_csv3); in read_id_reg()
1053 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_GIC); in read_id_reg()
1054 val |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_GIC), 1); in read_id_reg()
1059 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_MTE); in read_id_reg()
1061 val &= ~ARM64_FEATURE_MASK(ID_AA64PFR1_EL1_SME); in read_id_reg()
[all …]
Darm.c363 r = kvm_cap && FIELD_GET(ARM64_FEATURE_MASK(ID_AA64DFR0_EL1_PMUVer), in pkvm_check_extension()
367 r = kvm_cap && FIELD_GET(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_SVE), in pkvm_check_extension()
372 FIELD_GET(ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_API), in pkvm_check_extension()
374 FIELD_GET(ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_APA), in pkvm_check_extension()
379 FIELD_GET(ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_GPI), in pkvm_check_extension()
381 FIELD_GET(ARM64_FEATURE_MASK(ID_AA64ISAR1_EL1_GPA), in pkvm_check_extension()
2060 val &= ~(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV2) | in get_hyp_id_aa64pfr0_el1()
2061 ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV3)); in get_hyp_id_aa64pfr0_el1()
2063 val |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV2), in get_hyp_id_aa64pfr0_el1()
2065 val |= FIELD_PREP(ARM64_FEATURE_MASK(ID_AA64PFR0_EL1_CSV3), in get_hyp_id_aa64pfr0_el1()