Home
last modified time | relevance | path

Searched refs:clear (Results 1 – 25 of 192) sorted by relevance

12345678

/arch/powerpc/mm/ptdump/
Dbook3s64.c17 .clear = " ",
22 .clear = " ",
27 .clear = " ",
32 .clear = " ",
37 .clear = " ",
42 .clear = " ",
47 .clear = "present",
52 .clear = " ",
57 .clear = " ",
62 .clear = " ",
[all …]
Dshared.c17 .clear = " ",
22 .clear = "rw",
27 .clear = " ",
32 .clear = " ",
37 .clear = " ",
42 .clear = " ",
47 .clear = " ",
52 .clear = " ",
57 .clear = " ",
62 .clear = " ",
D8xx.c22 .clear = " ",
27 .clear = " ",
44 .clear = " ",
49 .clear = " ",
54 .clear = " ",
59 .clear = " ",
64 .clear = " ",
69 .clear = " ",
Dhashpagetable.c56 const char *clear; member
66 .clear = "ssize: 1T ",
71 .clear = "primary ",
76 .clear = "invalid",
81 .clear = "",
110 .clear = "",
116 .clear = " ",
121 .clear = " ",
176 s = flag->clear; in dump_flag_info()
/arch/arm/mach-imx/
Dpm-imx5.c55 u32 clear; member
74 {.offset = 0x584, .clear = MX53_DSE_HIGHZ_MASK}, /* DQM0 */
75 {.offset = 0x594, .clear = MX53_DSE_HIGHZ_MASK}, /* DQM1 */
76 {.offset = 0x560, .clear = MX53_DSE_HIGHZ_MASK}, /* DQM2 */
77 {.offset = 0x554, .clear = MX53_DSE_HIGHZ_MASK}, /* DQM3 */
78 {.offset = 0x574, .clear = MX53_DSE_HIGHZ_MASK}, /* CAS */
79 {.offset = 0x588, .clear = MX53_DSE_HIGHZ_MASK}, /* RAS */
80 {.offset = 0x578, .clear = MX53_DSE_HIGHZ_MASK}, /* SDCLK_0 */
81 {.offset = 0x570, .clear = MX53_DSE_HIGHZ_MASK}, /* SDCLK_1 */
83 {.offset = 0x580, .clear = MX53_DSE_HIGHZ_MASK}, /* SDODT0 */
[all …]
/arch/powerpc/math-emu/
Dmcrfs.c12 u32 value, clear; in mcrfs() local
18 clear = 15 << ((7 - crfS) << 2); in mcrfs()
20 clear = 0x90000000; in mcrfs()
23 __FPU_FPSCR &= ~(clear); in mcrfs()
/arch/arm64/mm/
Dptdump.c91 const char *clear; member
99 .clear = "F",
104 .clear = " ",
109 .clear = "RW",
114 .clear = "x ",
119 .clear = " ",
124 .clear = " ",
129 .clear = " ",
134 .clear = " ",
139 .clear = "BLK",
[all …]
/arch/nds32/lib/
Dclear_user.S19 xor $p1, $p1, $p1 ! Use $p1=0 to clear mem
20 srli $p0, $r1, #2 ! $p0 = number of word to clear
22 beqz $p0, byte_clear ! Only less than a word to clear
26 bnez $p0, word_clear ! Continue looping to clear all words
31 bnez $r1, byte_clear ! Continue looping to clear all left bytes
/arch/riscv/mm/
Dptdump.c134 const char *clear; member
142 .clear = " ",
147 .clear = ".",
152 .clear = ".",
157 .clear = ".",
162 .clear = ".",
167 .clear = ".",
172 .clear = ".",
177 .clear = ".",
182 .clear = ".",
[all …]
/arch/s390/boot/
Dipl_parm.c185 static void modify_facility(unsigned long nr, bool clear) in modify_facility() argument
187 if (clear) in modify_facility()
211 bool clear; in modify_fac_list() local
214 clear = false; in modify_fac_list()
216 clear = true; in modify_fac_list()
230 modify_facility(val, clear); in modify_fac_list()
234 modify_facility(val, clear); in modify_fac_list()
/arch/mips/include/asm/
Dhugetlb.h37 pte_t clear; in huge_ptep_get_and_clear() local
40 pte_val(clear) = (unsigned long)invalid_pte_table; in huge_ptep_get_and_clear()
41 set_pte_at(mm, addr, ptep, clear); in huge_ptep_get_and_clear()
/arch/alpha/lib/
Dstrncpy.S37 or $3, $24, $3 # clear the bits between the last
47 subq $27, 1, $2 # clear the final bits in the prev word
73 1: ldq_u $1, 0($16) # clear the leading bits in the final word
/arch/m68k/fpsp040/
Dx_unsupp.S67 andl #0xFF00FF,%d1 |clear all but aexcs and qbyte
70 andl #0x0FFF40FF,%d1 |clear all but cc's, snan bit, aexcs, and qbyte
Dx_unimp.S56 | exception byte and condition codes are clear before proceeding
59 andl #0xFF00FF,%d0 |clear all but accrued exceptions
61 fmovel #0,%FPSR |clear all user bits
62 fmovel #0,%FPCR |clear all user exceptions for FPSP
/arch/arm/mach-s3c/
Dpm.h73 extern void s3c_pm_debug_smdkled(u32 set, u32 clear);
76 static inline void s3c_pm_debug_smdkled(u32 set, u32 clear) { } in s3c_pm_debug_smdkled() argument
/arch/arm/mm/
Ddump.c63 const char *clear; member
73 .clear = " ",
78 .clear = "RW",
84 .clear = "x ",
90 .clear = " ",
148 .clear = "RW",
192 .clear = "x ",
198 .clear = " ",
234 s = bits->clear; in dump_prot()
/arch/mips/include/asm/mach-lantiq/falcon/
Dlantiq_soc.h55 #define ltq_sys1_w32_mask(clear, set, reg) \ argument
56 ltq_sys1_w32((ltq_sys1_r32(reg) & ~(clear)) | (set), reg)
/arch/arm/mach-sa1100/
Dsleep.S119 @ Step 1 clear RT field of all MSCx registers
124 @ Step 2 clear DRI field in MDREFR
130 @ Step 4 clear DE bis in MDCNFG
133 @ Step 5 clear DRAM refresh control register
/arch/powerpc/include/asm/
Dio.h1011 #define clrsetbits(type, addr, clear, set) \ argument
1012 out_##type((addr), (in_##type(addr) & ~(clear)) | (set))
1015 #define clrsetbits_be64(addr, clear, set) clrsetbits(be64, addr, clear, set) argument
1016 #define clrsetbits_le64(addr, clear, set) clrsetbits(le64, addr, clear, set) argument
1019 #define clrsetbits_be32(addr, clear, set) clrsetbits(be32, addr, clear, set) argument
1020 #define clrsetbits_le32(addr, clear, set) clrsetbits(le32, addr, clear, set) argument
1022 #define clrsetbits_be16(addr, clear, set) clrsetbits(be16, addr, clear, set) argument
1023 #define clrsetbits_le16(addr, clear, set) clrsetbits(le16, addr, clear, set) argument
1025 #define clrsetbits_8(addr, clear, set) clrsetbits(8, addr, clear, set) argument
/arch/mips/include/asm/mach-lantiq/
Dlantiq.h16 #define ltq_w32_mask(clear, set, reg) \ argument
17 ltq_w32((ltq_r32(reg) & ~(clear)) | (set), reg)
/arch/arm/kernel/
Dphys2virt.S113 tst ip, #0x200 @ MOVW has bit 9 set, MVN has it clear
114 bne 0f @ skip to MOVW handling (Z flag is clear)
115 bic ip, #0x20 @ clear bit 5 (MVN -> MOV)
124 and ip, #0xf00 @ clear everything except Rd field
126 orrne ip, r6 @ Z flag clear -> MOVW -> patch in low bits
189 tst ip, #PV_BIT24 @ ADD/SUB have bit 24 clear
192 tst ip, #0xc00000 @ MOVW has bits 23:22 clear
193 bic ip, ip, #0x400000 @ clear bit 22
194 bfc ip, #0, #12 @ clear imm12 field of MOV[W] instruction
/arch/x86/mm/
Dkmmio.c127 static void clear_pmd_presence(pmd_t *pmd, bool clear, pmdval_t *old) in clear_pmd_presence() argument
131 if (clear) { in clear_pmd_presence()
141 static void clear_pte_presence(pte_t *pte, bool clear, pteval_t *old) in clear_pte_presence() argument
144 if (clear) { in clear_pte_presence()
154 static int clear_page_presence(struct kmmio_fault_page *f, bool clear) in clear_page_presence() argument
166 clear_pmd_presence((pmd_t *)pte, clear, &f->old_presence); in clear_page_presence()
169 clear_pte_presence(pte, clear, &f->old_presence); in clear_page_presence()
/arch/arm/mach-omap2/
Dsram243x.S50 mvn r9, #0x4 @ mask to get clear bit2
51 and r10, r10, r9 @ clear bit2 for lock mode.
100 and r5, r5, r6 @ apply mask to clear bits
137 mov r3, #0x0 @ clear for mrc call
158 bic r3, r3, #0x3 @ clear lower bits
195 and r8, r8, r7 @ apply mask to clear bits
240 mvn r6, #0x3 @ clear mask
241 and r5, r5, r6 @ clear field
289 mvn r9, #0x4 @ mask to get clear bit2
290 and r10, r10, r9 @ clear bit2 for lock mode
Dsram242x.S50 mvn r9, #0x4 @ mask to get clear bit2
51 and r10, r10, r9 @ clear bit2 for lock mode.
100 and r5, r5, r6 @ apply mask to clear bits
137 mov r3, #0x0 @ clear for mrc call
158 bic r3, r3, #0x3 @ clear lower bits
195 and r8, r8, r7 @ apply mask to clear bits
240 mvn r6, #0x3 @ clear mask
241 and r5, r5, r6 @ clear field
289 mvn r9, #0x4 @ mask to get clear bit2
290 and r10, r10, r9 @ clear bit2 for lock mode
/arch/arm/boot/compressed/
Dhead-xscale.S32 bic r0, r0, #0x05 @ clear DC, MMU
33 bic r0, r0, #0x1000 @ clear Icache

12345678