/arch/csky/abiv2/inc/abi/ |
D | entry.h | 26 stw lr, (sp, 4) 28 RD_MEH lr 29 WR_MEH lr 31 mfcr lr, epc 33 add lr, tls 34 stw lr, (sp, 8) 36 mfcr lr, epsr 37 stw lr, (sp, 12) 38 btsti lr, 31 40 addi lr, sp, 152 [all …]
|
/arch/csky/kernel/ |
D | perf_callchain.c | 10 unsigned long lr; member 26 if (__kernel_text_address(frame->lr)) { in unwind_frame_kernel() 29 frame->lr = ftrace_graph_ret_addr(NULL, &graph, frame->lr, in unwind_frame_kernel() 39 perf_callchain_store(entry, fr->lr); in walk_stackframe() 51 unsigned long lr = 0; in user_backtrace() local 62 lr = reg_lr; in user_backtrace() 64 lr = buftail.lr; in user_backtrace() 67 perf_callchain_store(entry, lr); in user_backtrace() 100 fp = user_backtrace(entry, fp, regs->lr); in perf_callchain_user() 112 fr.lr = regs->lr; in perf_callchain_kernel()
|
/arch/arm/kernel/ |
D | entry-ftrace.S | 59 1: mcount_get_lr r1 @ lr of instrumented func 60 mcount_adjust_addr r0, lr @ instrumented function 61 badr lr, 2f 70 str lr, [sp, #-8]! @ store LR as PC and make space for CPSR/OLD_R0, 73 ldr lr, [sp, #8] @ get previous LR 77 str lr, [sp, #-4]! @ store previous LR as LR 79 add lr, sp, #16 @ move in LR the value of SP as it was 80 @ before the push {lr} of the mcount mechanism 82 push {r0-r11, ip, lr} 94 ldr r1, [sp, #S_LR] @ lr of instrumented func [all …]
|
/arch/arm/lib/ |
D | memset.S | 38 stmfd sp!, {r8, lr} 41 UNWIND( .save {r8, lr} ) 43 mov lr, r3 46 stmiage ip!, {r1, r3, r8, lr} @ 64 bytes at a time. 47 stmiage ip!, {r1, r3, r8, lr} 48 stmiage ip!, {r1, r3, r8, lr} 49 stmiage ip!, {r1, r3, r8, lr} 56 stmiane ip!, {r1, r3, r8, lr} 57 stmiane ip!, {r1, r3, r8, lr} 59 stmiane ip!, {r1, r3, r8, lr} [all …]
|
D | delay-loop.S | 32 reteq lr 40 retls lr 42 retls lr 44 retls lr 46 retls lr 48 retls lr 50 retls lr 52 retls lr 56 ret lr
|
D | copy_page.S | 25 stmfd sp!, {r4, lr} @ 2 29 ldmia r1!, {r3, r4, ip, lr} @ 4+1 34 stmia r0!, {r3, r4, ip, lr} @ 4 35 ldmia r1!, {r3, r4, ip, lr} @ 4 38 stmia r0!, {r3, r4, ip, lr} @ 4 39 ldmiagt r1!, {r3, r4, ip, lr} @ 4 41 PLD( ldmiaeq r1!, {r3, r4, ip, lr} )
|
D | io-writesl.S | 12 reteq lr 18 stmfd sp!, {r4, lr} 19 1: ldmia r1!, {r3, r4, ip, lr} 24 str lr, [r0, #0] 26 ldmfd sp!, {r4, lr} 33 ret lr 47 ret lr 55 ret lr 63 ret lr
|
D | memmove.S | 35 stmfd sp!, {r0, r4, lr} 39 UNWIND( .save {r0, r4, lr} ) @ in first stmfd block 55 UNWIND( .save {r0, r4, lr} ) 75 4: ldmdb r1!, {r3, r4, r5, r6, r7, r8, ip, lr} 77 stmdb r0!, {r3, r4, r5, r6, r7, r8, ip, lr} 93 W(ldr) lr, [r1, #-4]! 104 W(str) lr, [r0, #-4]! 112 UNWIND( .save {r0, r4, lr} ) @ still in first stmfd block 126 ldrb lr, [r1, #-1]! 130 strb lr, [r0, #-1]! [all …]
|
D | copy_template.S | 74 enter r4, lr 78 usave r4, lr @ in first stmdb block 93 usave r4, lr 113 4: ldr8w r1, r3, r4, r5, r6, r7, r8, ip, lr, abort=20f 115 str8w r0, r3, r4, r5, r6, r7, r8, ip, lr, abort=20f 137 ldr1w r1, lr, abort=20f 155 str1w r0, lr, abort=20f 163 usave r4, lr @ still in first stmdb block 178 ldr1b r1, lr, abort=21f 182 str1b r0, lr, abort=21f [all …]
|
D | call_with_stack.S | 20 str lr, [r2, #-4]! 26 badr lr, 1f 29 1: ldr lr, [sp] 31 ret lr
|
D | io-writesb.S | 20 mov lr, \rd, lsr #24 21 strb lr, [r0] 22 mov lr, \rd, lsr #16 23 strb lr, [r0] 24 mov lr, \rd, lsr #8 25 strb lr, [r0] 45 reteq lr 50 stmfd sp!, {r4, r5, lr}
|
D | getuser.S | 36 ret lr 66 ret lr 74 ret lr 88 ret lr 102 ret lr 110 ret lr 127 ret lr 135 ret lr 145 ret lr
|
D | io-readsl.S | 12 reteq lr 18 stmfd sp!, {r4, lr} 22 ldr lr, [r0, #0] 24 stmia r1!, {r3, r4, ip, lr} 26 ldmfd sp!, {r4, lr} 33 ret lr 75 ret lr
|
D | lib1funcs.S | 217 reteq lr 227 ret lr 231 ret lr 236 ret lr 251 retls lr 255 ret lr 285 ret lr 289 ret lr 294 ret lr 301 ret lr [all …]
|
D | putuser.S | 36 ret lr 58 ret lr 65 ret lr 78 ret lr 83 ret lr
|
/arch/arm/mach-mvebu/ |
D | coherency_ll.S | 49 ret lr 66 ret lr 86 mov r0, lr 92 mov lr, r0 100 ret lr 111 mov r0, lr 117 mov lr, r0 127 ret lr 138 mov r0, lr 144 mov lr, r0 [all …]
|
/arch/arm/mm/ |
D | cache-v4.S | 19 ret lr 41 ret lr 60 ret lr 90 ret lr 117 ret lr 137 ret lr
|
D | proc-v7m.S | 17 ret lr 21 ret lr 47 ret lr 51 ret lr 58 ret lr 66 ret lr 70 ret lr 84 ret lr 93 ret lr 133 mov r6, lr @ save LR [all …]
|
/arch/arm/boot/compressed/ |
D | ll_char_wr.S | 33 stmfd sp!, {r4 - r7, lr} 35 @ Smashable regs: {r0 - r3}, [r4 - r7], (r8 - fp), [ip], (sp), [lr], (pc) 45 ldmia ip, {r3, r4, r5, r6, lr} 48 add lr, lr, ip 62 @ Smashable regs: {r0 - r3}, [r4], {r5 - r7}, (r8 - fp), [ip], (sp), {lr}, (pc) 65 ldr r7, [lr, r7, lsl #2] 70 ldr r7, [lr, r7, lsl #2] 80 @ Smashable regs: {r0 - r3}, [r4], {r5 - r7}, (r8 - fp), [ip], (sp), {lr}, (pc) 84 ldr ip, [lr, ip, lsl #2] 87 ldr ip, [lr, ip, lsl #2] @ avoid r4 [all …]
|
/arch/csky/abiv1/inc/abi/ |
D | entry.h | 42 stw lr, (sp, 4) 44 mfcr lr, epc 46 add lr, r13 47 stw lr, (sp, 8) 49 mov lr, sp 50 addi lr, 32 51 addi lr, 32 52 addi lr, 16 54 mfcr lr, ss1 56 stw lr, (sp, 16) [all …]
|
/arch/arm/mach-tegra/ |
D | reset-handler.S | 98 reteq lr 197 ldr lr, [r12, #RESET_DATA(STARTUP_LP1)] 198 cmp lr, #0 200 THUMB( add lr, lr, #1 ) @ switch to Thumb mode 201 bx lr 208 ldr lr, [r12, #RESET_DATA(STARTUP_LP2)] 209 cmp lr, #0 211 bx lr 225 ldr lr, [r12, #RESET_DATA(STARTUP_SECONDARY)] 226 cmp lr, #0 [all …]
|
/arch/csky/abiv2/ |
D | mcount.S | 33 stw lr, (sp, 16) 44 ldw lr, (sp, 24) 51 stw lr, (sp, 0) 62 ldw lr, (sp, 8) 76 mov lr, a0 91 jmp lr 105 mov a0, lr 135 mov t1, lr 136 ldw lr, (sp, 0) 181 jmp lr
|
/arch/arm64/kernel/ |
D | perf_callchain.c | 15 unsigned long lr; member 28 unsigned long lr; in user_backtrace() local 41 lr = ptrauth_strip_insn_pac(buftail.lr); in user_backtrace() 43 perf_callchain_store(entry, lr); in user_backtrace() 67 u32 lr; member 88 perf_callchain_store(entry, buftail.lr); in compat_user_backtrace()
|
/arch/powerpc/perf/ |
D | callchain.c | 48 unsigned long lr; in perf_callchain_kernel() local 52 lr = regs->link; in perf_callchain_kernel() 72 lr = regs->link; in perf_callchain_kernel() 78 next_ip = lr; in perf_callchain_kernel() 89 if ((level == 1 && next_ip == lr) || in perf_callchain_kernel()
|
/arch/arm/mach-omap2/ |
D | omap-smc.S | 26 stmfd sp!, {r2-r12, lr} 43 stmfd sp!, {r4-r12, lr} 66 stmfd sp!, {r4-r11, lr} 75 stmfd sp!, {r1-r12, lr} 83 stmfd sp!, {r2-r12, lr} 91 stmfd sp!, {r2-r12, lr}
|