Home
last modified time | relevance | path

Searched refs:possible (Results 1 – 25 of 89) sorted by relevance

1234

/arch/x86/kernel/
Dsmpboot.c1474 int i, possible; in prefill_possible_map() local
1496 possible = num_processors; in prefill_possible_map()
1499 possible += disabled_cpus; in prefill_possible_map()
1501 if (possible > i) in prefill_possible_map()
1502 possible = i; in prefill_possible_map()
1505 possible = setup_possible_cpus; in prefill_possible_map()
1507 total_cpus = max_t(int, possible, num_processors + disabled_cpus); in prefill_possible_map()
1510 if (possible > nr_cpu_ids) { in prefill_possible_map()
1512 possible, nr_cpu_ids); in prefill_possible_map()
1513 possible = nr_cpu_ids; in prefill_possible_map()
[all …]
/arch/ia64/kernel/
Dacpi.c761 int possible, disabled_cpus; in prefill_possible_map() local
772 possible = available_cpus + additional_cpus; in prefill_possible_map()
774 if (possible > nr_cpu_ids) in prefill_possible_map()
775 possible = nr_cpu_ids; in prefill_possible_map()
778 possible, max((possible - available_cpus), 0)); in prefill_possible_map()
780 for (i = 0; i < possible; i++) in prefill_possible_map()
/arch/mips/kernel/
Dsetup.c737 int i, possible = num_possible_cpus(); in prefill_possible_map() local
739 if (possible > nr_cpu_ids) in prefill_possible_map()
740 possible = nr_cpu_ids; in prefill_possible_map()
742 for (i = 0; i < possible; i++) in prefill_possible_map()
747 nr_cpu_ids = possible; in prefill_possible_map()
/arch/parisc/math-emu/
DREADME2 been modified as little as possible. Even though they don't fit the
/arch/nios2/platform/
DKconfig.platform132 Maximum possible data cache size.
139 Minimum possible data cache line size.
146 Maximum possible instruction cache size.
/arch/m68k/fpsp040/
Dssinh.S108 fmuls (%sp)+,%fp0 |last fp inst - possible exceptions set
131 fmulx (%sp)+,%fp0 |possible exception
Dx_operr.S175 cmpw #0x3FFE,%d0 |this is the only possible exponent value
202 cmpw #0x3FFE,%d0 |this is the only possible exponent value
321 | It is possible to have either inex2 or inex1 exceptions with the
Dx_unimp.S69 fsave -(%a7) |capture possible exc state
Dstan.S247 fdivx %fp1,%fp0 |last inst - possible exception set
287 fdivx (%sp)+,%fp0 |last inst - possible exception set
301 fmovex (%sp)+,%fp0 |last inst - possible exception set
Dstanh.S166 fmovex X(%a6),%fp0 |last inst - possible exception set
/arch/arm/boot/dts/
Dimx6q-cm-fx6.dts171 * Although the imx6q fuse indicates that 1.2GHz operation is possible,
193 * Although the imx6q fuse indicates that 1.2GHz operation is possible,
215 * Although the imx6q fuse indicates that 1.2GHz operation is possible,
237 * Although the imx6q fuse indicates that 1.2GHz operation is possible,
Dsun8i-r16-parrot.dts235 * Remove next line once it is possible to sync two regulators.
246 * Remove next line once it is possible to sync two regulators.
/arch/um/
DKconfig157 instance, there is much greater flexibility possible than with the
175 possible requests is provided.
195 It is possible to reduce the stack to 1 for 64BIT and 0 for 32BIT on
/arch/arm64/boot/dts/marvell/
Darmada-80x0.dtsi103 * level. Because it is not possible as of now
/arch/ia64/
DKconfig.debug22 bool "Print possible IA-64 dependency violations to console"
/arch/s390/kernel/
Dsmp.c993 unsigned int possible, sclp_max, cpu; in smp_fill_possible_mask() local
998 possible = setup_possible_cpus ?: nr_cpu_ids; in smp_fill_possible_mask()
999 possible = min(possible, sclp_max); in smp_fill_possible_mask()
1000 for (cpu = 0; cpu < possible && cpu < nr_cpu_ids; cpu++) in smp_fill_possible_mask()
/arch/powerpc/kernel/
Dinterrupt_64.S127 stb r11,PACAIRQHAPPENED(r13) # clear out possible HARD_DIS
329 stb r11,PACAIRQHAPPENED(r13) # clear out possible HARD_DIS
467 stb r11,PACAIRQHAPPENED(r13) # clear out possible HARD_DIS
579 stb r11,PACAIRQHAPPENED(r13) # clear out possible HARD_DIS
/arch/powerpc/platforms/cell/
DKconfig101 the minimal possible frequency.
/arch/x86/xen/
DKconfig40 It is always possible to change the default via specifying the
/arch/arm/mach-pxa/
Dsleep.S107 @ as possible to eliminate messing about with the refresh clock
/arch/arm/nwfpe/
Dsoftfloat-specialize8 Written by John R. Hauser. This work was made possible in part by the
43 defined here if desired. It is currently not possible for such a trap to
/arch/arm/lib/
Ddiv64.S140 @ If possible, branch for another shift in the division loop.
/arch/x86/math-emu/
DREADME36 possible to be sure that all of the peculiarities of the 80486 have
232 match those of an 80486 FPU. They are the best possible; the error for
288 It is possible with some effort to find very large arguments which
317 results which are in error (i.e. less accurate than the best possible
/arch/openrisc/
DKconfig182 bool "Check for possible ESR exception bug"
/arch/arm64/boot/dts/qcom/
Dsdm845-db845c.dts110 // TODO: make it possible to drive same GPIO from two clients
123 // TODO: make it possible to drive same GPIO from two clients
185 // TODO: make it possible to drive same GPIO from two clients

1234