/arch/riscv/net/ |
D | bpf_jit.h | 225 static inline u32 rv_r_insn(u8 funct7, u8 rs2, u8 rs1, u8 funct3, u8 rd, in rv_r_insn() argument 228 return (funct7 << 25) | (rs2 << 20) | (rs1 << 15) | (funct3 << 12) | in rv_r_insn() 232 static inline u32 rv_i_insn(u16 imm11_0, u8 rs1, u8 funct3, u8 rd, u8 opcode) in rv_i_insn() argument 234 return (imm11_0 << 20) | (rs1 << 15) | (funct3 << 12) | (rd << 7) | in rv_i_insn() 238 static inline u32 rv_s_insn(u16 imm11_0, u8 rs2, u8 rs1, u8 funct3, u8 opcode) in rv_s_insn() argument 242 return (imm11_5 << 25) | (rs2 << 20) | (rs1 << 15) | (funct3 << 12) | in rv_s_insn() 246 static inline u32 rv_b_insn(u16 imm12_1, u8 rs2, u8 rs1, u8 funct3, u8 opcode) in rv_b_insn() argument 251 return (imm12 << 25) | (rs2 << 20) | (rs1 << 15) | (funct3 << 12) | in rv_b_insn() 270 static inline u32 rv_amo_insn(u8 funct5, u8 aq, u8 rl, u8 rs2, u8 rs1, in rv_amo_insn() argument 275 return rv_r_insn(funct7, rs2, rs1, funct3, rd, opcode); in rv_amo_insn() [all …]
|
D | bpf_jit_comp32.c | 571 const s8 *rs1 = bpf_get_reg64(src1, tmp1, ctx); in emit_branch_r64() local 587 emit(rv_bne(hi(rs1), hi(rs2), NO_JUMP(1)), ctx); in emit_branch_r64() 588 emit(rv_bne(lo(rs1), lo(rs2), NO_JUMP(0)), ctx); in emit_branch_r64() 591 emit(rv_bgtu(hi(rs1), hi(rs2), JUMP(2)), ctx); in emit_branch_r64() 592 emit(rv_bltu(hi(rs1), hi(rs2), NO_JUMP(1)), ctx); in emit_branch_r64() 593 emit(rv_bleu(lo(rs1), lo(rs2), NO_JUMP(0)), ctx); in emit_branch_r64() 596 emit(rv_bltu(hi(rs1), hi(rs2), JUMP(2)), ctx); in emit_branch_r64() 597 emit(rv_bgtu(hi(rs1), hi(rs2), NO_JUMP(1)), ctx); in emit_branch_r64() 598 emit(rv_bgeu(lo(rs1), lo(rs2), NO_JUMP(0)), ctx); in emit_branch_r64() 601 emit(rv_bgtu(hi(rs1), hi(rs2), JUMP(2)), ctx); in emit_branch_r64() [all …]
|
/arch/sparc/kernel/ |
D | visemul.c | 140 static inline void maybe_flush_windows(unsigned int rs1, unsigned int rs2, in maybe_flush_windows() argument 143 if (rs2 >= 16 || rs1 >= 16 || rd >= 16) { in maybe_flush_windows() 296 unsigned long orig_rs1, rs1, orig_rs2, rs2, rd_val; in edge() local 300 orig_rs1 = rs1 = fetch_reg(RS1(insn), regs); in edge() 304 rs1 = rs1 & 0xffffffff; in edge() 311 left = edge8_tab[rs1 & 0x7].left; in edge() 316 left = edge8_tab_l[rs1 & 0x7].left; in edge() 322 left = edge16_tab[(rs1 >> 1) & 0x3].left; in edge() 328 left = edge16_tab_l[(rs1 >> 1) & 0x3].left; in edge() 334 left = edge32_tab[(rs1 >> 2) & 0x1].left; in edge() [all …]
|
D | unaligned_32.c | 72 static inline void maybe_flush_windows(unsigned int rs1, unsigned int rs2, in maybe_flush_windows() argument 75 if(rs2 >= 16 || rs1 >= 16 || rd >= 16) { in maybe_flush_windows() 139 unsigned int rs1 = (insn >> 14) & 0x1f; in compute_effective_address() local 144 maybe_flush_windows(rs1, 0, rd); in compute_effective_address() 145 return (fetch_reg(rs1, regs) + sign_extend_imm13(insn)); in compute_effective_address() 147 maybe_flush_windows(rs1, rs2, rd); in compute_effective_address() 148 return (fetch_reg(rs1, regs) + fetch_reg(rs2, regs)); in compute_effective_address() 155 unsigned int rs1 = (insn >> 14) & 0x1f; in safe_compute_effective_address() local 160 maybe_flush_windows(rs1, 0, rd); in safe_compute_effective_address() 161 return (safe_fetch_reg(rs1, regs) + sign_extend_imm13(insn)); in safe_compute_effective_address() [all …]
|
D | unaligned_64.c | 104 static inline void maybe_flush_windows(unsigned int rs1, unsigned int rs2, in maybe_flush_windows() argument 107 if (rs2 >= 16 || rs1 >= 16 || rd >= 16) { in maybe_flush_windows() 173 unsigned int rs1 = (insn >> 14) & 0x1f; in compute_effective_address() local 178 maybe_flush_windows(rs1, 0, rd, from_kernel); in compute_effective_address() 179 addr = (fetch_reg(rs1, regs) + sign_extend_imm13(insn)); in compute_effective_address() 181 maybe_flush_windows(rs1, rs2, rd, from_kernel); in compute_effective_address() 182 addr = (fetch_reg(rs1, regs) + fetch_reg(rs2, regs)); in compute_effective_address()
|
/arch/arm/kernel/ |
D | sleep.S | 38 .macro compute_mpidr_hash dst, rs0, rs1, rs2, mpidr, mask 44 ARM( orr \dst, \dst, \mask, lsr \rs1 ) @ dst|=(aff1>>rs1) 45 THUMB( lsr \mask, \mask, \rs1 )
|
/arch/mips/crypto/ |
D | poly1305-mips.pl | 226 my ($h0,$h1,$h2,$r0,$r1,$rs1,$d0,$d1,$d2) = 283 ld $rs1,40($ctx) 380 dmultu ($rs1,$d1) # h1*5*r1 383 mflo ($tmp0,$rs1,$d1) 384 mfhi ($tmp1,$rs1,$d1) 399 dmultu ($rs1,$d2) # h2*5*r1 402 mflo ($tmp2,$rs1,$d2) 733 my ($h0,$h1,$h2,$h3,$h4, $r0,$r1,$r2,$r3, $rs1,$rs2,$rs3) = 787 lw $rs1,36($ctx) 927 maddu $rs1,$d3 # d3*s1 [all …]
|
/arch/sparc/math-emu/ |
D | math_32.c | 284 argp rs1 = NULL, rs2 = NULL, rd = NULL; in do_one_mathemu() local 369 rs1 = (argp)&fregs[freg]; in do_one_mathemu() 371 case 7: FP_UNPACK_QP (QA, rs1); break; in do_one_mathemu() 372 case 6: FP_UNPACK_DP (DA, rs1); break; in do_one_mathemu() 373 case 5: FP_UNPACK_SP (SA, rs1); break; in do_one_mathemu()
|
D | math_64.c | 359 argp rs1 = NULL, rs2 = NULL, rd = NULL; in do_mathemu() local 380 case 1: rs1 = (argp)&f->regs[freg]; in do_mathemu() 383 rs1 = (argp)&zero; in do_mathemu() 387 case 7: FP_UNPACK_QP (QA, rs1); break; in do_mathemu() 388 case 6: FP_UNPACK_DP (DA, rs1); break; in do_mathemu() 389 case 5: FP_UNPACK_SP (SA, rs1); break; in do_mathemu()
|
/arch/arm64/kernel/ |
D | sleep.S | 39 .macro compute_mpidr_hash dst, rs0, rs1, rs2, rs3, mpidr, mask 44 lsr \mask ,\mask, \rs1
|
/arch/arm/boot/dts/ |
D | xenvm-4.2.dts | 80 arm,v2m-memory-map = "rs1";
|
D | vexpress-v2p-ca5s.dts | 12 #include "vexpress-v2m-rs1.dtsi"
|
D | vexpress-v2m.dtsi | 14 * RS1 variant (vexpress-v2m-rs1.dtsi), but there is a strong 18 * CHANGES TO vexpress-v2m-rs1.dtsi!
|
D | vexpress-v2p-ca15-tc1.dts | 12 #include "vexpress-v2m-rs1.dtsi"
|
D | vexpress-v2p-ca15_a7.dts | 12 #include "vexpress-v2m-rs1.dtsi"
|
/arch/arm64/boot/dts/arm/ |
D | vexpress-v2f-1xv7-ca53x2.dts | 16 #include "vexpress-v2m-rs1.dtsi"
|