| /arch/hexagon/include/asm/ |
| D | bitops.h | 55 static inline int test_and_set_bit(int nr, volatile void *addr) in test_and_set_bit() function
113 test_and_set_bit(nr, addr); in set_bit()
137 test_and_set_bit(nr, addr); in __set_bit()
153 return test_and_set_bit(nr, addr); in __test_and_set_bit()
|
| /arch/x86/kernel/cpu/ |
| D | perfctr-watchdog.c | 117 if (!test_and_set_bit(counter, perfctr_nmi_owner)) in reserve_perfctr_nmi()
145 if (!test_and_set_bit(counter, evntsel_nmi_owner)) in reserve_evntsel_nmi()
|
| /arch/sh/boards/mach-x3proto/ |
| D | ilsel.c | 103 } while (test_and_set_bit(bit, &ilsel_level_map)); in ilsel_enable()
126 if (test_and_set_bit(bit, &ilsel_level_map)) in ilsel_enable_fixed()
|
| /arch/x86/kvm/vmx/ |
| D | posted_intr.h | 33 return test_and_set_bit(POSTED_INTR_ON, in pi_test_and_set_on()
45 return test_and_set_bit(vector, (unsigned long *)pi_desc->pir); in pi_test_and_set_pir()
|
| /arch/m68k/include/asm/ |
| D | bitops.h | 195 #define test_and_set_bit(nr, vaddr) bset_reg_test_and_set_bit(nr, vaddr) macro
197 #define test_and_set_bit(nr, vaddr) bset_mem_test_and_set_bit(nr, vaddr) macro
199 #define test_and_set_bit(nr, vaddr) (__builtin_constant_p(nr) ? \ macro
204 #define __test_and_set_bit(nr, vaddr) test_and_set_bit(nr, vaddr)
521 #define test_and_set_bit_lock test_and_set_bit
|
| /arch/sparc/lib/ |
| D | bitops.S | 14 ENTRY(test_and_set_bit) /* %o0=nr, %o1=addr */
33 ENDPROC(test_and_set_bit)
34 EXPORT_SYMBOL(test_and_set_bit)
|
| /arch/arm64/include/asm/ |
| D | sync_bitops.h | 21 #define sync_test_and_set_bit(nr, p) test_and_set_bit(nr, p)
|
| /arch/sparc/include/asm/ |
| D | bitops_64.h | 19 int test_and_set_bit(unsigned long nr, volatile unsigned long *addr);
|
| D | bitops_32.h | 32 static inline int test_and_set_bit(unsigned long nr, volatile unsigned long *addr) in test_and_set_bit() function
|
| /arch/openrisc/mm/ |
| D | cache.c | 47 int dirty = !test_and_set_bit(PG_dc_clean, &page->flags); in update_cache()
|
| /arch/csky/abiv1/ |
| D | cacheflush.c | 50 if (!test_and_set_bit(PG_dcache_clean, &page->flags)) in update_mmu_cache()
|
| /arch/arm/mm/ |
| D | copypage-xscale.c | 89 if (!test_and_set_bit(PG_dcache_clean, &from->flags)) in xscale_mc_copy_user_highpage()
|
| D | copypage-v4mc.c | 69 if (!test_and_set_bit(PG_dcache_clean, &from->flags)) in v4_mc_copy_user_highpage()
|
| /arch/alpha/include/asm/ |
| D | spinlock.h | 52 return !test_and_set_bit(0, &lock->lock); in arch_spin_trylock()
|
| /arch/arm/include/asm/ |
| D | bitops.h | 192 #define test_and_set_bit(nr,p) ATOMIC_BITOP(test_and_set_bit,nr,p) macro
|
| /arch/arm/kernel/ |
| D | perf_event_xscale.c | 280 if (test_and_set_bit(XSCALE_CYCLE_COUNTER, cpuc->used_mask)) in xscale1pmu_get_event_idx()
285 if (!test_and_set_bit(XSCALE_COUNTER1, cpuc->used_mask)) in xscale1pmu_get_event_idx()
288 if (!test_and_set_bit(XSCALE_COUNTER0, cpuc->used_mask)) in xscale1pmu_get_event_idx()
656 if (!test_and_set_bit(XSCALE_COUNTER3, cpuc->used_mask)) in xscale2pmu_get_event_idx()
658 else if (!test_and_set_bit(XSCALE_COUNTER2, cpuc->used_mask)) in xscale2pmu_get_event_idx()
|
| /arch/sh/include/asm/ |
| D | bitops-llsc.h | 68 static inline int test_and_set_bit(int nr, volatile void *addr) in test_and_set_bit() function
|
| D | bitops-grb.h | 75 static inline int test_and_set_bit(int nr, volatile void * addr) in test_and_set_bit() function
|
| D | bitops-cas.h | 50 static inline int test_and_set_bit(int nr, volatile void *addr) in test_and_set_bit() function
|
| /arch/powerpc/mm/book3s32/ |
| D | mmu_context.c | 55 while (test_and_set_bit(ctx, context_map)) { in __init_new_context()
|
| /arch/arm64/mm/ |
| D | mteswap.c | 60 if (!test_and_set_bit(PG_mte_tagged, &page->flags)) in mte_restore_tags()
|
| /arch/openrisc/include/asm/bitops/ |
| D | atomic.h | 63 static inline int test_and_set_bit(int nr, volatile unsigned long *addr) in test_and_set_bit() function
|
| /arch/csky/abiv2/ |
| D | cacheflush.c | 22 if (test_and_set_bit(PG_dcache_clean, &page->flags)) in update_mmu_cache()
|
| /arch/microblaze/include/asm/ |
| D | mmu_context_mm.h | 86 while (test_and_set_bit(ctx, context_map)) { in get_mmu_context()
|
| /arch/mips/sgi-ip27/ |
| D | ip27-init.c | 51 if (test_and_set_bit(nasid, hub_init_mask)) in per_hub_init()
|