Home
last modified time | relevance | path

Searched refs:times (Results 1 – 25 of 44) sorted by relevance

12

/arch/mips/include/asm/
Dunroll.h16 #define unroll(times, fn, ...) do { \ argument
28 BUILD_BUG_ON(!__builtin_constant_p(times)); \
30 switch (times) { \
Dr4kcache.h191 #define cache_unroll(times, insn, op, addr, lsize) do { \ argument
193 unroll(times, _cache_op, insn, op, (addr) + (i++ * (lsize))); \
/arch/arm64/boot/dts/rockchip/
Drk3399-gru-kevin.dts184 /* These are relatively safe rise/fall times. */
200 /* These are relatively safe rise/fall times. */
Drk3399-gru-chromebook.dtsi267 /* These are relatively safe rise/fall times */
283 /* These are relatively safe rise/fall times */
Drk3399-gru-scarlet.dtsi261 /* These are relatively safe rise/fall times. */
293 /* These are relatively safe rise/fall times; TODO: measure */
Drk3399-gru.dtsi390 /* These are relatively safe rise/fall times */
400 /* These are relatively safe rise/fall times */
/arch/x86/math-emu/
DREADME63 it has been invented many times before I discovered it, but I have not
171 The times include load/store instructions. All times are in microseconds
196 Linux due to the look-ahead code. Also given are the times for the
313 accuracy in number of times per million, thus the second of these
315 found at a rate of 133 times per one million measurements for fsin.
349 The numbers in the body of the table give the approx number of times a
/arch/arm/boot/dts/
Dsocfpga_arria5_socdk.dts92 * adjust the falling times to decrease the i2c frequency to 50Khz
Dsocfpga_cyclone5_socdk.dts96 * adjust the falling times to decrease the i2c frequency to 50Khz
Dsocfpga_arria10_socdk.dtsi131 * adjust the falling times to decrease the i2c frequency to 50Khz
Domap3-sniper.dts237 * When not powered, these sensors cause the I2C3 clock to stay low at all times,
/arch/sparc/mm/
Dfault_64.c254 static int times; in bogus_32bit_fault_tpc() local
256 if (times++ < 10) in bogus_32bit_fault_tpc()
/arch/powerpc/platforms/cell/spufs/
Dspufs.h121 unsigned long long times[SPU_UTIL_MAX]; member
Dsched.c1044 ctx->stats.times[old_state] += delta; in spuctx_switch_state()
1045 spu->stats.times[old_state] += delta; in spuctx_switch_state()
/arch/openrisc/
DKconfig84 caches at relevant times. Most OpenRISC implementations support write-
/arch/powerpc/kvm/
DKconfig126 in the guest. The total, minimum and maximum times in nanoseconds
/arch/powerpc/include/asm/
Dspu.h167 unsigned long long times[SPU_UTIL_MAX]; member
/arch/mips/kernel/syscalls/
Dsyscall_n64.tbl108 98 n64 times sys_times
Dsyscall_n32.tbl108 98 n32 times compat_sys_times
/arch/ia64/kernel/syscalls/
Dsyscall.tbl47 35 common times sys_times
/arch/x86/crypto/
Dchacha-avx512vl-x86_64.S200 # matrix four times across eight AVX registers. It performs matrix
466 # the state matrix in AVX registers eight times. Compared to AVX2, this
/arch/powerpc/platforms/
DKconfig99 specified interval times out, the hardware timer generates
/arch/xtensa/kernel/syscalls/
Dsyscall.tbl170 154 common times sys_times
/arch/powerpc/platforms/cell/
Dspu_base.c630 unsigned long long time = spu->stats.times[state]; in spu_acct_time()
/arch/x86/entry/syscalls/
Dsyscall_64.tbl111 100 common times sys_times

12