Home
last modified time | relevance | path

Searched refs:BACKLIGHT_DUTY_CYCLE_MASK (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/gma500/
Dpsb_intel_lvds.c191 blc_pwm_ctl &= ~BACKLIGHT_DUTY_CYCLE_MASK; in psb_intel_lvds_set_backlight()
200 ~BACKLIGHT_DUTY_CYCLE_MASK; in psb_intel_lvds_set_backlight()
275 BACKLIGHT_DUTY_CYCLE_MASK); in psb_intel_lvds_save()
437 BACKLIGHT_DUTY_CYCLE_MASK); in psb_intel_lvds_prepare()
Dcdv_intel_lvds.c89 REG_READ(BLC_PWM_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK; in cdv_intel_lvds_set_backlight()
96 ~BACKLIGHT_DUTY_CYCLE_MASK; in cdv_intel_lvds_set_backlight()
238 BACKLIGHT_DUTY_CYCLE_MASK); in cdv_intel_lvds_prepare()
Dcdv_device.c99 u32 val = REG_READ(BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK; in cdv_get_brightness()
136 blc_pwm_ctl = REG_READ(BLC_PWM_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK; in cdv_set_brightness()
Doaktrail_lvds.c167 BACKLIGHT_DUTY_CYCLE_MASK); in oaktrail_lvds_prepare()
Dpsb_intel_reg.h104 #define BACKLIGHT_DUTY_CYCLE_MASK (0xffff) macro
/drivers/gpu/drm/i915/display/
Dintel_backlight.c137 return intel_de_read(dev_priv, BLC_PWM_PCH_CTL2) & BACKLIGHT_DUTY_CYCLE_MASK; in lpt_get_backlight()
144 return intel_de_read(dev_priv, BLC_PWM_CPU_CTL) & BACKLIGHT_DUTY_CYCLE_MASK; in pch_get_backlight()
153 val = intel_de_read(dev_priv, BLC_PWM_CTL) & BACKLIGHT_DUTY_CYCLE_MASK; in i9xx_get_backlight()
174 return intel_de_read(dev_priv, VLV_BLC_PWM_CTL(pipe)) & BACKLIGHT_DUTY_CYCLE_MASK; in vlv_get_backlight()
200 u32 val = intel_de_read(dev_priv, BLC_PWM_PCH_CTL2) & ~BACKLIGHT_DUTY_CYCLE_MASK; in lpt_set_backlight()
210 tmp = intel_de_read(dev_priv, BLC_PWM_CPU_CTL) & ~BACKLIGHT_DUTY_CYCLE_MASK; in pch_set_backlight()
232 mask = BACKLIGHT_DUTY_CYCLE_MASK; in i9xx_set_backlight()
249 tmp = intel_de_read(dev_priv, VLV_BLC_PWM_CTL(pipe)) & ~BACKLIGHT_DUTY_CYCLE_MASK; in vlv_set_backlight()
/drivers/gpu/drm/i915/
Di915_reg.h5340 #define BACKLIGHT_DUTY_CYCLE_MASK (0xffff) macro