Home
last modified time | relevance | path

Searched refs:BUS_AND_STATUS_REG (Results 1 – 4 of 4) sorted by relevance

/drivers/scsi/
Dmac_scsi.c286 while (!NCR5380_poll_politely(hostdata, BUS_AND_STATUS_REG, in macscsi_pread()
306 BUS_AND_STATUS_REG, BASR_ACK, in macscsi_pread()
310 if (!(NCR5380_read(BUS_AND_STATUS_REG) & BASR_PHASE_MATCH)) in macscsi_pread()
345 while (!NCR5380_poll_politely(hostdata, BUS_AND_STATUS_REG, in macscsi_pwrite()
374 BUS_AND_STATUS_REG, BASR_ACK, in macscsi_pwrite()
378 if (!(NCR5380_read(BUS_AND_STATUS_REG) & BASR_PHASE_MATCH)) in macscsi_pwrite()
DNCR5380.c305 basr = NCR5380_read(BUS_AND_STATUS_REG); in NCR5380_print()
770 if ((NCR5380_read(BUS_AND_STATUS_REG) & in NCR5380_dma_complete()
787 if ((NCR5380_read(BUS_AND_STATUS_REG) & (BASR_PHASE_MATCH | BASR_ACK)) == in NCR5380_dma_complete()
790 NCR5380_read(BUS_AND_STATUS_REG)); in NCR5380_dma_complete()
876 basr = NCR5380_read(BUS_AND_STATUS_REG); in NCR5380_intr()
1630 if (NCR5380_poll_politely(hostdata, BUS_AND_STATUS_REG, in NCR5380_transfer_dma()
1647 BUS_AND_STATUS_REG, BASR_DRQ, BASR_DRQ, in NCR5380_transfer_dma()
1648 BUS_AND_STATUS_REG, BASR_PHASE_MATCH, 0, 0) < 0) { in NCR5380_transfer_dma()
DNCR5380.h131 #define BUS_AND_STATUS_REG 5 /* ro */ macro
Dg_NCR5380.c565 if (residual == 0 && NCR5380_poll_politely(hostdata, BUS_AND_STATUS_REG, in generic_NCR5380_precv()
651 if (NCR5380_poll_politely(hostdata, BUS_AND_STATUS_REG, in generic_NCR5380_psend()