Home
last modified time | relevance | path

Searched refs:CEIL_MUL (Results 1 – 14 of 14) sorted by relevance

/drivers/staging/media/atomisp/pci/
Dsh_css_defs.h185 CEIL_MUL(ISP2400_SH_CSS_MAX_SCTBL_WIDTH_PER_COLOR, ISP_VEC_NELEMS)
193 CEIL_MUL(ISP2400_SH_CSS_MAX_SCTBL_WIDTH_PER_COLOR, ISP_VEC_NELEMS)
250 CEIL_MUL(_ISP_MORPH_TABLE_WIDTH(width), \
258 CEIL_MUL(_ISP_SCTBL_WIDTH_PER_COLOR(input_width, deci_factor_log2), \
374 CEIL_MUL(SH_CSS_MAX_CONTINUOUS_SENSOR_WIDTH_DEC, 4 * ISP_VEC_NELEMS) : \
376 CEIL_MUL(SH_CSS_MAX_CONTINUOUS_SENSOR_WIDTH, 4 * ISP_VEC_NELEMS) : \
Dsh_css_param_dvs.h33 #define DVS_NUM_BLOCKS_X(X) (CEIL_MUL(CEIL_DIV((X), DVS_BLOCKDIM_X), 2))
56 #define DVS_6AXIS_COORDS_ELEMS CEIL_MUL(sizeof(gdc_warp_param_mem_t) \
Dsh_css_dvs_info.h22 #define DVS_NUM_BLOCKS_X(X) (CEIL_MUL(CEIL_DIV((X), DVS_BLOCKDIM_X), 2))
Dsh_css_internal.h136 #define CALC_ALIGNMENT_MEMBER(x, y) (CEIL_MUL(x, y) - x)
Dsh_css_params.c2258 me->dmem_size = CEIL_MUL(me->dmem_size, HIVE_ISP_DDR_WORD_BYTES); in ia_css_isp_3a_statistics_allocate()
2259 me->vmem_size = CEIL_MUL(me->vmem_size, HIVE_ISP_DDR_WORD_BYTES); in ia_css_isp_3a_statistics_allocate()
2260 me->hmem_size = CEIL_MUL(me->hmem_size, HIVE_ISP_DDR_WORD_BYTES); in ia_css_isp_3a_statistics_allocate()
2751 hmm_alloc(CEIL_MUL(sizeof(struct sh_css_ddr_address_map), in sh_css_params_init()
Dsh_css.c2665 ref_info.padded_width = CEIL_MUL(ref_info.res.width, 2 * ISP_VEC_NELEMS); in alloc_continuous_frames()
5508 tnr_info.res.width = CEIL_MUL(tnr_width, in load_video_binaries()
5516 tnr_info.res.height = CEIL_MUL(tnr_height, in load_video_binaries()
8993 md->stride = CEIL_MUL(mdc->resolution.width, HIVE_ISP_DDR_WORD_BYTES);
/drivers/staging/media/atomisp/pci/runtime/frame/src/
Dframe.c481 CEIL_MUL(align, 2 * HIVE_ISP_DDR_WORD_BYTES); in ia_css_frame_info_set_width()
483 info->padded_width = CEIL_MUL(align, NV12_TILEY_TILE_WIDTH); in ia_css_frame_info_set_width()
486 info->padded_width = CEIL_MUL(align, 2 * ISP_VEC_NELEMS); in ia_css_frame_info_set_width()
488 info->padded_width = CEIL_MUL(align, HIVE_ISP_DDR_WORD_BYTES); in ia_css_frame_info_set_width()
707 y_width = CEIL_MUL(y_width, NV12_TILEY_TILE_WIDTH); in frame_init_nv_planes()
708 uv_width = CEIL_MUL(uv_width, NV12_TILEY_TILE_WIDTH); in frame_init_nv_planes()
709 y_height = CEIL_MUL(y_height, NV12_TILEY_TILE_HEIGHT); in frame_init_nv_planes()
710 uv_height = CEIL_MUL(uv_height, NV12_TILEY_TILE_HEIGHT); in frame_init_nv_planes()
/drivers/staging/media/atomisp/pci/isp/modes/interface/
Disp_const.h86 …CEIL_MUL(padding + CEIL_DIV(width - padding, stripe), ((ENABLE_RAW_BINNING || ENABLE_FIXED_BAYER_D…
105 #define MAX_VECTORS_PER_INPUT_LINE CEIL_MUL((CEIL_DIV(ISP_MAX_INPUT_WIDTH, ISP_VEC_NELEMS) + ISP_LE…
/drivers/staging/media/atomisp/pci/hive_isp_css_include/
Dmath_support.h41 #define CEIL_MUL(a, b) (CEIL_DIV(a, b) * (b)) macro
78 return CEIL_MUL(a, b); in ceil_mul()
/drivers/staging/media/atomisp/pci/runtime/ifmtr/src/
Difmtr.c312 num_vectors = CEIL_MUL(num_vectors, deinterleaving); in ia_css_ifmtr_configure()
319 vectors_per_line = CEIL_MUL(vectors_per_line, deinterleaving); in ia_css_ifmtr_configure()
371 vectors_per_line = CEIL_MUL(num_vectors / buffer_height, in ia_css_ifmtr_configure()
380 line_width = CEIL_MUL(line_width, in ia_css_ifmtr_configure()
/drivers/staging/media/atomisp/pci/runtime/isys/src/
Dvirtual_isys.c580 pixels_per_line_padded = CEIL_MUL(pixels_per_line, align_in_bytes); in calculate_stride()
583 bits_per_pixel = CEIL_MUL(bits_per_pixel, 8); in calculate_stride()
741 left_padding = CEIL_MUL(isys_cfg->output_port_attr.left_padding, ISP_VEC_NELEMS) in calculate_ibuf_ctrl_cfg()
854 bits_per_pixel = CEIL_MUL(bits_per_pixel, 8); in calculate_isys2401_dma_port_cfg()
/drivers/staging/media/atomisp/pci/isp/kernels/sdis/sdis_2/
Dia_css_sdis2.host.c238 table_width = CEIL_MUL(size_bytes, in ia_css_translate_dvs2_statistics()
293 size = CEIL_MUL(sizeof(int) * grid->aligned_width, HIVE_ISP_DDR_WORD_BYTES) in ia_css_isp_dvs2_statistics_allocate()
/drivers/staging/media/atomisp/pci/runtime/binary/src/
Dbinary.c622 adjust_left = CEIL_MUL(left, bqs_per_grid_cell); in isp2401_binary_get_shading_info_type_1()
623 adjust_right = CEIL_MUL(right, bqs_per_grid_cell); in isp2401_binary_get_shading_info_type_1()
624 adjust_upper = CEIL_MUL(upper, bqs_per_grid_cell); in isp2401_binary_get_shading_info_type_1()
625 adjust_lower = CEIL_MUL(lower, bqs_per_grid_cell); in isp2401_binary_get_shading_info_type_1()
1054 CEIL_MUL(in_frame_width + nr_of_left_paddings, in binary_in_frame_padded_width()
1060 CEIL_MUL(in_frame_width + in binary_in_frame_padded_width()
1155 binary->internal_frame_info.padded_width = CEIL_MUL(isp_internal_width, 2 * ISP_VEC_NELEMS); in ia_css_binary_fill_info()
/drivers/staging/media/atomisp/pci/isp/kernels/sdis/sdis_1.0/
Dia_css_sdis.host.c326 hor_size = CEIL_MUL(sizeof(int) * IA_CSS_DVS_NUM_COEF_TYPES * in ia_css_isp_dvs_statistics_allocate()
329 ver_size = CEIL_MUL(sizeof(int) * IA_CSS_DVS_NUM_COEF_TYPES * in ia_css_isp_dvs_statistics_allocate()