Home
last modified time | relevance | path

Searched refs:CFG_BASE (Results 1 – 9 of 9) sorted by relevance

/drivers/misc/habanalabs/goya/
Dgoya.c455 prop->pcie_aux_dbi_reg_addr = CFG_BASE + mmPCIE_AUX_DBI; in goya_set_fixed_properties()
497 (CFG_BASE - SRAM_BASE_ADDR); in goya_pci_bars_map()
632 rc = hl_pci_elbi_read(hdev, CFG_BASE + mmCPU_BOOT_DEV_STS0, in goya_early_init()
867 region->region_base = CFG_BASE; in goya_set_pci_memory_regions()
869 region->offset_in_bar = CFG_BASE - SRAM_BASE_ADDR; in goya_set_pci_memory_regions()
1018 mtr_base_lo = lower_32_bits(CFG_BASE + mmSYNC_MNGR_MON_PAY_ADDRL_0); in goya_init_dma_qman()
1019 mtr_base_hi = upper_32_bits(CFG_BASE + mmSYNC_MNGR_MON_PAY_ADDRL_0); in goya_init_dma_qman()
1020 so_base_lo = lower_32_bits(CFG_BASE + mmSYNC_MNGR_SOB_OBJ_0); in goya_init_dma_qman()
1021 so_base_hi = upper_32_bits(CFG_BASE + mmSYNC_MNGR_SOB_OBJ_0); in goya_init_dma_qman()
1024 lower_32_bits(CFG_BASE + mmGIC_DISTRIBUTOR__5_GICD_SETSPI_NSR); in goya_init_dma_qman()
[all …]
Dgoya_coresight.c241 base_reg = debug_stm_regs[params->reg_idx] - CFG_BASE; in goya_config_stm()
314 base_reg = debug_etf_regs[params->reg_idx] - CFG_BASE; in goya_config_etf()
489 base_reg = debug_funnel_regs[params->reg_idx] - CFG_BASE; in goya_config_funnel()
510 base_reg = debug_bmon_regs[params->reg_idx] - CFG_BASE; in goya_config_bmon()
587 base_reg = debug_spmu_regs[params->reg_idx] - CFG_BASE; in goya_config_spmu()
Dgoya_security.c20 u32 pb_addr = base - CFG_BASE + PROT_BITS_OFFS; in goya_pb_set_block()
/drivers/misc/habanalabs/gaudi/
Dgaudi.c638 prop->pcie_aux_dbi_reg_addr = CFG_BASE + mmPCIE_AUX_DBI; in gaudi_set_fixed_properties()
678 (CFG_BASE - SPI_FLASH_BASE_ADDR); in gaudi_pci_bars_map()
811 rc = hl_pci_elbi_read(hdev, CFG_BASE + mmCPU_BOOT_DEV_STS0, in gaudi_early_init()
1777 region->region_base = CFG_BASE; in gaudi_set_pci_memory_regions()
1779 region->offset_in_bar = CFG_BASE - SPI_FLASH_BASE_ADDR; in gaudi_set_pci_memory_regions()
2720 mtr_base_en_lo = lower_32_bits(CFG_BASE + in gaudi_init_pci_dma_qman()
2722 mtr_base_en_hi = upper_32_bits(CFG_BASE + in gaudi_init_pci_dma_qman()
2724 so_base_en_lo = lower_32_bits(CFG_BASE + in gaudi_init_pci_dma_qman()
2726 so_base_en_hi = upper_32_bits(CFG_BASE + in gaudi_init_pci_dma_qman()
2728 mtr_base_ws_lo = lower_32_bits(CFG_BASE + in gaudi_init_pci_dma_qman()
[all …]
Dgaudi_coresight.c402 base_reg = debug_stm_regs[params->reg_idx] - CFG_BASE; in gaudi_config_stm()
430 if ((CFG_BASE + base_reg) >= mmDMA_CH_0_CS_STM_BASE && in gaudi_config_stm()
431 (CFG_BASE + base_reg) <= mmDMA_CH_7_CS_STM_BASE) { in gaudi_config_stm()
480 base_reg = debug_etf_regs[params->reg_idx] - CFG_BASE; in gaudi_config_etf()
695 base_reg = debug_funnel_regs[params->reg_idx] - CFG_BASE; in gaudi_config_funnel()
715 base_reg = debug_bmon_regs[params->reg_idx] - CFG_BASE; in gaudi_config_bmon()
783 base_reg = debug_spmu_regs[params->reg_idx] - CFG_BASE; in gaudi_config_spmu()
Dgaudi_security.c479 u32 pb_addr = base - CFG_BASE + PROT_BITS_OFFS; in gaudi_pb_set_block()
505 WREG32(mmMME0_CTRL_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_mme_protection_bits()
506 WREG32(mmMME1_CTRL_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_mme_protection_bits()
507 WREG32(mmMME2_CTRL_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_mme_protection_bits()
508 WREG32(mmMME3_CTRL_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_mme_protection_bits()
510 WREG32(mmMME0_QM_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_mme_protection_bits()
511 WREG32(mmMME2_QM_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_mme_protection_bits()
1494 WREG32(mmDMA0_QM_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_dma_protection_bits()
1495 WREG32(mmDMA1_QM_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_dma_protection_bits()
1496 WREG32(mmDMA2_QM_BASE - CFG_BASE + PROT_BITS_OFFS + 0x7C, 0); in gaudi_init_dma_protection_bits()
[all …]
DgaudiP.h64 #define GAUDI_HBM_CFG_BASE (mmHBM0_BASE - CFG_BASE)
/drivers/misc/habanalabs/include/goya/
Dgoya.h18 #define CFG_BASE 0x7FFC000000ull macro
/drivers/misc/habanalabs/include/gaudi/
Dgaudi.h18 #define CFG_BASE 0x7FFC000000ull macro