Home
last modified time | relevance | path

Searched refs:CGU_CLK_MUX (Results 1 – 9 of 9) sorted by relevance

/drivers/clk/ingenic/
Djz4780-cgu.c329 "sclk_a", CGU_CLK_MUX,
336 "cpumux", CGU_CLK_MUX,
355 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
363 "ahb2_apb_mux", CGU_CLK_MUX,
382 "ddr", CGU_CLK_MUX | CGU_CLK_DIV,
389 "vpu", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
398 "i2s_pll", CGU_CLK_MUX | CGU_CLK_DIV,
405 "i2s", CGU_CLK_MUX,
411 "lcd0pixclk", CGU_CLK_MUX | CGU_CLK_DIV,
419 "lcd1pixclk", CGU_CLK_MUX | CGU_CLK_DIV,
[all …]
Djz4770-cgu.c204 "mmc0_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
211 "mmc1_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
218 "mmc2_mux", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
225 "cim", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
232 "uhc", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
239 "gpu", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
246 "bch", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
253 "lpclk", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
260 "gps", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
270 "ssi_mux", CGU_CLK_DIV | CGU_CLK_MUX,
[all …]
Djz4760-cgu.c205 "uhc", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
212 "gpu", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
219 "lpclk_div", CGU_CLK_DIV | CGU_CLK_MUX,
225 "tve", CGU_CLK_GATE | CGU_CLK_MUX,
231 "lpclk", CGU_CLK_GATE | CGU_CLK_MUX,
237 "gps", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
247 "pcm", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
255 "i2s", CGU_CLK_DIV | CGU_CLK_MUX,
262 "usb", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
272 "mmc_mux", CGU_CLK_MUX | CGU_CLK_DIV,
[all …]
Dx1000-cgu.c241 "sclk_a", CGU_CLK_MUX,
247 "cpu_mux", CGU_CLK_MUX,
266 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
273 "ahb2_apb_mux", CGU_CLK_MUX,
292 "ddr", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
300 "mac", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
308 "lcd", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
316 "msc_mux", CGU_CLK_MUX,
336 "otg", CGU_CLK_DIV | CGU_CLK_GATE | CGU_CLK_MUX,
345 "ssi_pll", CGU_CLK_MUX | CGU_CLK_DIV,
[all …]
Dx1830-cgu.c215 "sclk_a", CGU_CLK_MUX,
221 "cpu_mux", CGU_CLK_MUX,
240 "ahb0", CGU_CLK_MUX | CGU_CLK_DIV,
247 "ahb2_apb_mux", CGU_CLK_MUX,
266 "ddr", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
274 "mac", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
283 "lcd", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
292 "msc_mux", CGU_CLK_MUX,
313 "ssi_pll", CGU_CLK_MUX | CGU_CLK_DIV,
327 "ssi_mux", CGU_CLK_MUX,
[all …]
Djz4725b-cgu.c142 "i2s", CGU_CLK_MUX | CGU_CLK_DIV,
149 "spi", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
163 "udc", CGU_CLK_MUX | CGU_CLK_DIV,
234 "rtc", CGU_CLK_MUX,
Djz4740-cgu.c156 "i2s", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
164 "spi", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
186 "udc", CGU_CLK_MUX | CGU_CLK_DIV | CGU_CLK_GATE,
Dcgu.c316 if (clk_info->type & CGU_CLK_MUX) { in ingenic_clk_get_parent()
343 if (clk_info->type & CGU_CLK_MUX) { in ingenic_clk_set_parent()
675 if (caps & (CGU_CLK_MUX | CGU_CLK_CUSTOM)) { in ingenic_register_clock()
678 if (caps & CGU_CLK_MUX) in ingenic_register_clock()
729 if (caps & CGU_CLK_MUX) { in ingenic_register_clock()
733 caps &= ~(CGU_CLK_MUX | CGU_CLK_MUX_GLITCHFREE); in ingenic_register_clock()
Dcgu.h157 CGU_CLK_MUX = BIT(3), enumerator