Searched refs:COUNT (Results 1 – 8 of 8) sorted by relevance
| /drivers/clocksource/ |
| D | timer-digicolor.c | 52 #define COUNT(t) ((t)*8 + 4) macro
88 writel(count, dt->base + COUNT(dt->timer_id)); in dc_timer_set_count()
149 return ~readl(dc_timer_dev.base + COUNT(TIMER_B)); in digicolor_timer_sched_read()
184 writel(UINT_MAX, dc_timer_dev.base + COUNT(TIMER_B)); in digicolor_timer_init()
188 clocksource_mmio_init(dc_timer_dev.base + COUNT(TIMER_B), node->name, in digicolor_timer_init()
|
| /drivers/gpu/drm/i915/gt/ |
| D | selftest_engine_pm.c | 17 #define COUNT 5 macro
28 sort(a, COUNT, sizeof(*a), cmp_u64, NULL); in trifilter()
139 u64 s_ring[COUNT], s_ctx[COUNT], st[COUNT], d_ring, d_ctx, dt; in __live_engine_timestamps()
147 for (i = 0; i < COUNT; i++) { in __live_engine_timestamps()
|
| D | selftest_engine_cs.c | 15 #define COUNT 5 macro
112 sort(a, COUNT, sizeof(*a), cmp_u32, NULL); in trifilter()
135 u32 cycles[COUNT]; in perf_mi_bb_start()
259 u32 cycles[COUNT]; in perf_mi_noop()
|
| D | selftest_rps.c | 60 COUNT, in create_spin_counter() enumerator
114 *cs++ = MI_MATH_LOAD(MI_MATH_REG_SRCA, MI_MATH_REG(COUNT)); in create_spin_counter()
117 *cs++ = MI_MATH_STORE(MI_MATH_REG(COUNT), MI_MATH_REG_ACCU); in create_spin_counter()
121 *cs++ = i915_mmio_reg_offset(CS_GPR(COUNT)); in create_spin_counter()
|
| /drivers/ras/ |
| D | cec.c | 91 #define COUNT(e) ((unsigned int)(e) & COUNT_MASK) macro
360 count = COUNT(ca->array[to]); in cec_add_elem()
459 i, this, bins[DECAY(ca->array[i])], COUNT(ca->array[i])); in array_show()
|
| /drivers/gpu/drm/nouveau/dispnv50/ |
| D | curs507a.c | 38 if (NVIF_TV32(&wndw->wimm.base.user, NV507A, FREE, COUNT, >=, 4)) in curs507a_space()
|
| /drivers/net/fddi/skfp/h/ |
| D | skfbi.h | 892 #define COUNT(t) ((t)<<6) /* counter */ macro
|
| /drivers/scsi/isci/ |
| D | phy.c | 246 writel(SCU_ENSPINUP_GEN_VAL(COUNT, in sci_phy_link_layer_initialization()
|