Home
last modified time | relevance | path

Searched refs:DPU_DEBUG (Results 1 – 8 of 8) sorted by relevance

/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_rm.c110 DPU_DEBUG("skip mixer %d without pingpong\n", lm->id); in dpu_rm_init()
182 DPU_DEBUG("skip intf %d with type none\n", i); in dpu_rm_init()
263 DPU_DEBUG("lm %d not peer of lm %d\n", peer_cfg->id, in _dpu_rm_check_lm_peer()
298 DPU_DEBUG("lm %d already reserved\n", lm_idx + LM_0); in _dpu_rm_check_lm_and_get_connected_blks()
310 DPU_DEBUG("lm %d pp %d already reserved\n", lm_cfg->id, in _dpu_rm_check_lm_and_get_connected_blks()
326 DPU_DEBUG("lm %d dspp %d already reserved\n", lm_cfg->id, in _dpu_rm_check_lm_and_get_connected_blks()
375 DPU_DEBUG("lm %d not peer of lm %d\n", LM_0 + j, in _dpu_rm_reserve_lms()
393 DPU_DEBUG("unable to find appropriate mixers\n"); in _dpu_rm_reserve_lms()
439 DPU_DEBUG("ctl %d caps 0x%lX\n", j + CTL_0, features); in _dpu_rm_reserve_ctls()
445 DPU_DEBUG("ctl %d match\n", j + CTL_0); in _dpu_rm_reserve_ctls()
Ddpu_plane.c259 DPU_DEBUG("plane%d/%d src_width:%d/%d\n", in _dpu_plane_calc_fill_level()
1376 DPU_DEBUG("plane:%d img:%dx%d ", in _dpu_plane_set_danger_state()
1379 DPU_DEBUG("src[%d,%d,%d,%d] dst[%d,%d,%d,%d]\n", in _dpu_plane_set_danger_state()
1387 DPU_DEBUG("Inactive plane:%d\n", plane->base.id); in _dpu_plane_set_danger_state()
1405 DPU_DEBUG("Disabling danger:\n"); in _dpu_plane_danger_write()
1410 DPU_DEBUG("Enabling danger:\n"); in _dpu_plane_danger_write()
1669 DPU_DEBUG("%s created for pipe:%u id:%u virtual:%u\n", pdpu->pipe_name, in dpu_plane_init()
Ddpu_kms.c434 DPU_DEBUG("[crtc:%d] not enable\n", crtc->base.id); in dpu_kms_wait_for_commit_done()
439 DPU_DEBUG("[crtc:%d] not active\n", crtc->base.id); in dpu_kms_wait_for_commit_done()
669 DPU_DEBUG("Create plane type %d with features %lx (cur %lx)\n", in _dpu_kms_drm_obj_init()
991 DPU_DEBUG("VBIF NRT is not defined"); in dpu_kms_hw_init()
997 DPU_DEBUG("REG_DMA is not defined"); in dpu_kms_hw_init()
Ddpu_kms.h34 #define DPU_DEBUG(fmt, ...) \ macro
Ddpu_encoder_phys_cmd.c16 #define DPU_DEBUG_CMDENC(e, fmt, ...) DPU_DEBUG("enc%d intf%d " fmt, \
762 DPU_DEBUG("intf %d\n", p->intf_idx - INTF_0); in dpu_encoder_phys_cmd_init()
Ddpu_core_perf.c540 DPU_DEBUG("optional max core clk rate, use default\n"); in dpu_core_perf_init()
Ddpu_encoder_phys_vid.c14 #define DPU_DEBUG_VIDENC(e, fmt, ...) DPU_DEBUG("enc%d intf%d " fmt, \
Ddpu_encoder.c2055 DPU_DEBUG("dsi_info->num_of_h_tiles %d\n", disp_info->num_of_h_tiles); in dpu_encoder_setup_display()
2080 DPU_DEBUG("h_tile_instance %d = %d, split_role %d\n", in dpu_encoder_setup_display()