Searched refs:DPU_REG_READ (Results 1 – 10 of 10) sorted by relevance
/drivers/gpu/drm/msm/disp/dpu1/ |
D | dpu_hw_vbif.c | 44 pnd = DPU_REG_READ(c, VBIF_XIN_PND_ERR); in dpu_hw_clear_errors() 45 src = DPU_REG_READ(c, VBIF_XIN_SRC_ERR); in dpu_hw_clear_errors() 79 reg_val = DPU_REG_READ(c, reg_off); in dpu_hw_set_mem_type() 100 reg_val = DPU_REG_READ(c, reg_off); in dpu_hw_set_limit_conf() 122 reg_val = DPU_REG_READ(c, reg_off); in dpu_hw_get_limit_conf() 134 reg_val = DPU_REG_READ(c, VBIF_XIN_HALT_CTRL0); in dpu_hw_set_halt_ctrl() 150 reg_val = DPU_REG_READ(c, VBIF_XIN_HALT_CTRL1); in dpu_hw_get_halt_ctrl() 170 reg_val = DPU_REG_READ(c, VBIF_XINL_QOS_RP_REMAP_000 + reg_high); in dpu_hw_set_qos_remap() 171 reg_val_lvl = DPU_REG_READ(c, reg_lvl + reg_high); in dpu_hw_set_qos_remap() 195 reg_val = DPU_REG_READ(c, VBIF_WRITE_GATHER_EN); in dpu_hw_set_write_gather_en()
|
D | dpu_hw_pingpong.c | 141 u32 val = DPU_REG_READ(&pp->hw, PP_AUTOREFRESH_CONFIG); in dpu_hw_pp_get_autorefresh_config() 187 cfg = DPU_REG_READ(c, PP_SYNC_CONFIG_VSYNC); in dpu_hw_pp_connect_external_te() 209 val = DPU_REG_READ(c, PP_VSYNC_INIT_VAL); in dpu_hw_pp_get_vsync_info() 212 val = DPU_REG_READ(c, PP_INT_COUNT_VAL); in dpu_hw_pp_get_vsync_info() 216 val = DPU_REG_READ(c, PP_LINE_COUNT); in dpu_hw_pp_get_vsync_info() 232 init = DPU_REG_READ(c, PP_VSYNC_INIT_VAL) & 0xFFFF; in dpu_hw_pp_get_line_count() 233 height = DPU_REG_READ(c, PP_SYNC_CONFIG_HEIGHT) & 0xFFFF; in dpu_hw_pp_get_line_count() 238 line = DPU_REG_READ(c, PP_INT_COUNT_VAL) & 0xFFFF; in dpu_hw_pp_get_line_count()
|
D | dpu_hw_intf.c | 97 intf_cfg = DPU_REG_READ(c, INTF_CONFIG); in dpu_hw_intf_setup_timing_engine() 227 fetch_enable = DPU_REG_READ(c, INTF_CONFIG); in dpu_hw_intf_setup_prg_fetch() 247 mux_cfg = DPU_REG_READ(c, INTF_MUX); in dpu_hw_intf_bind_pingpong_blk() 266 s->is_en = DPU_REG_READ(c, INTF_STATUS) & BIT(0); in dpu_hw_intf_get_status() 268 s->is_en = DPU_REG_READ(c, INTF_TIMING_ENGINE_EN); in dpu_hw_intf_get_status() 270 s->is_prog_fetch_en = !!(DPU_REG_READ(c, INTF_CONFIG) & BIT(31)); in dpu_hw_intf_get_status() 272 s->frame_count = DPU_REG_READ(c, INTF_FRAME_COUNT); in dpu_hw_intf_get_status() 273 s->line_count = DPU_REG_READ(c, INTF_LINE_COUNT); in dpu_hw_intf_get_status() 289 return DPU_REG_READ(c, INTF_LINE_COUNT); in dpu_hw_intf_get_line_count()
|
D | dpu_hw_top.c | 110 reg_val = DPU_REG_READ(c, reg_off); in dpu_hw_setup_clk_force_ctrl() 136 value = DPU_REG_READ(c, DANGER_STATUS); in dpu_hw_get_danger_status() 165 reg = DPU_REG_READ(c, MDP_VSYNC_SEL); in dpu_hw_setup_vsync_source() 212 reg = DPU_REG_READ(c, wd_ctl2); in dpu_hw_setup_vsync_source() 233 value = DPU_REG_READ(c, SAFE_STATUS); in dpu_hw_get_safe_status()
|
D | dpu_hw_sspp.c | 186 mode_mask = DPU_REG_READ(&ctx->hw, SSPP_MULTIRECT_OPMODE + idx); in dpu_hw_sspp_setup_multirect() 208 opmode = DPU_REG_READ(&ctx->hw, SSPP_VIG_OP_MODE + idx); in _sspp_setup_opmode() 227 opmode = DPU_REG_READ(&ctx->hw, SSPP_VIG_CSC_10_OP_MODE + idx); in _sspp_setup_csc10_opmode() 264 opmode = DPU_REG_READ(c, op_mode_off + idx); in dpu_hw_sspp_setup_format() 486 ystride0 = DPU_REG_READ(c, SSPP_SRC_YSTRIDE0 + idx); in dpu_hw_sspp_setup_rects() 487 ystride1 = DPU_REG_READ(c, SSPP_SRC_YSTRIDE1 + idx); in dpu_hw_sspp_setup_rects()
|
D | dpu_hw_interrupts.c | 169 irq_status = DPU_REG_READ(&intr->hw, dpu_intr_set[reg_idx].status_off); in dpu_hw_intr_dispatch_irq() 172 enable_mask = DPU_REG_READ(&intr->hw, dpu_intr_set[reg_idx].en_off); in dpu_hw_intr_dispatch_irq() 371 intr_status = DPU_REG_READ(&intr->hw, in dpu_hw_intr_get_interrupt_status()
|
D | dpu_hw_ctl.c | 84 return DPU_REG_READ(c, CTL_FLUSH); in dpu_hw_ctl_get_flush_register() 302 status = DPU_REG_READ(c, CTL_SW_RESET); in dpu_hw_ctl_poll_reset_status() 328 status = DPU_REG_READ(c, CTL_SW_RESET); in dpu_hw_ctl_wait_reset_status() 504 intf_active = DPU_REG_READ(c, CTL_INTF_ACTIVE); in dpu_hw_ctl_intf_cfg_v1()
|
D | dpu_hw_lm.c | 70 op_mode = DPU_REG_READ(c, LM_OP_MODE); in dpu_hw_lm_setup_out() 143 op_mode = DPU_REG_READ(c, LM_OP_MODE); in dpu_hw_lm_setup_color3()
|
D | dpu_hw_util.h | 310 #define DPU_REG_READ(c, off) dpu_reg_read(c, off) macro
|
D | dpu_hw_util.c | 372 return DPU_REG_READ(c, QSEED3_HW_VERSION + scaler_offset); in dpu_hw_get_scaler3_ver()
|