Searched refs:HDMI_ACR_CTS_32 (Results 1 – 12 of 12) sorted by relevance
/drivers/gpu/drm/amd/display/dc/dce/ |
D | dce_stream_encoder.h | 181 SE_SF(HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\ 261 SE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\ 457 uint8_t HDMI_ACR_CTS_32; member 588 uint32_t HDMI_ACR_CTS_32; member
|
D | dce_stream_encoder.c | 1317 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in dce110_se_setup_hdmi_audio()
|
/drivers/gpu/drm/amd/display/dc/dcn10/ |
D | dcn10_stream_encoder.h | 243 SE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\ 460 type HDMI_ACR_CTS_32;\
|
D | dcn10_stream_encoder.c | 1259 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in enc1_se_setup_hdmi_audio()
|
/drivers/gpu/drm/radeon/ |
D | evergreen_hdmi.c | 88 WREG32(HDMI_ACR_32_0 + offset, HDMI_ACR_CTS_32(acr->cts_32khz)); in evergreen_hdmi_update_acr()
|
D | rv770d.h | 788 # define HDMI_ACR_CTS_32(x) (((x) & 0xfffff) << 12) macro
|
D | evergreend.h | 642 # define HDMI_ACR_CTS_32(x) (((x) & 0xfffff) << 12) macro
|
/drivers/gpu/drm/amd/display/dc/dcn30/ |
D | dcn30_dio_stream_encoder.h | 153 SE_SF(DIG0_HDMI_ACR_32_0, HDMI_ACR_CTS_32, mask_sh),\
|
D | dcn30_dio_stream_encoder.c | 746 REG_UPDATE(HDMI_ACR_32_0, HDMI_ACR_CTS_32, audio_clock_info.cts_32khz); in enc3_se_setup_hdmi_audio()
|
/drivers/gpu/drm/amd/amdgpu/ |
D | dce_v6_0.c | 1424 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v6_0_audio_set_acr()
|
D | dce_v10_0.c | 1494 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v10_0_afmt_update_ACR()
|
D | dce_v11_0.c | 1536 tmp = REG_SET_FIELD(tmp, HDMI_ACR_32_0, HDMI_ACR_CTS_32, acr.cts_32khz); in dce_v11_0_afmt_update_ACR()
|