Home
last modified time | relevance | path

Searched refs:INT_ALL_Rx (Results 1 – 11 of 11) sorted by relevance

/drivers/net/hamradio/
Dz8530.h45 #define INT_ALL_Rx 0x10 /* Int on all Rx Characters or error */ macro
Ddmascc.c1040 write_scc(priv, R1, EXT_INT_ENAB | INT_ALL_Rx | WT_RDY_RT | in rx_on()
Dscc.c878 or(scc,R1,INT_ALL_Rx|TxINT_ENAB|EXT_INT_ENAB); /* enable interrupts */ in init_channel()
/drivers/tty/serial/
Dip22zilog.h77 #define INT_ALL_Rx 0x10 /* Int on all Rx Characters or error */ macro
Dsunzilog.h69 #define INT_ALL_Rx 0x10 /* Int on all Rx Characters or error */ macro
Dpmac_zilog.h166 #define INT_ALL_Rx 0x10 /* Int on all Rx Characters or error */ macro
Dsunzilog.c793 up->curregs[R1] |= EXT_INT_ENAB | INT_ALL_Rx | TxINT_ENAB; in __sunzilog_startup()
1347 up->curregs[R1] = EXT_INT_ENAB | INT_ALL_Rx | TxINT_ENAB; in sunzilog_init_hw()
1363 up->curregs[R1] = EXT_INT_ENAB | INT_ALL_Rx | TxINT_ENAB; in sunzilog_init_hw()
Dip22zilog.c728 up->curregs[R1] |= EXT_INT_ENAB | INT_ALL_Rx | TxINT_ENAB; in __ip22zilog_startup()
1140 up->curregs[R1] = EXT_INT_ENAB | INT_ALL_Rx | TxINT_ENAB; in ip22zilog_prepare()
Dpmac_zilog.c206 uap->curregs[1] |= INT_ALL_Rx | TxINT_ENAB; in pmz_interrupt_control()
/drivers/net/wan/
Dz85230.c212 1, EXT_INT_ENAB | TxINT_ENAB | INT_ALL_Rx,
234 1, EXT_INT_ENAB | TxINT_ENAB | INT_ALL_Rx,
932 c->regs[R1] |= INT_ALL_Rx; in z8530_sync_dma_close()
1086 c->regs[R1] |= INT_ALL_Rx; in z8530_sync_txdma_close()
Dz85230.h66 #define INT_ALL_Rx 0x10 /* Int on all Rx Characters or error */ macro