Home
last modified time | relevance | path

Searched refs:MSR (Results 1 – 25 of 38) sorted by relevance

12

/drivers/net/hamradio/
Dbaycom_ser_hdx.c86 #define MSR(iobase) (iobase+6) macro
209 cur_s = inb(MSR(dev->base_addr)) & 0x10; /* the CTS line */ in ser12_rx()
346 hdlcdrv_setdcd(&bc->hdrv, !((inb(MSR(dev->base_addr)) ^ bc->opt_dcd) & 0x80)); in ser12_rx()
398 inb(MSR(dev->base_addr)); in ser12_interrupt()
432 b2 = inb(MSR(iobase)); in ser12_check_uart()
434 b3 = inb(MSR(iobase)) & 0xf0; in ser12_check_uart()
436 outb(b2, MSR(iobase)); in ser12_check_uart()
Dbaycom_ser_fdx.c100 #define MSR(iobase) (iobase+6) macro
262 msr = inb(MSR(dev->base_addr)); in ser12_interrupt()
296 msr = inb(MSR(dev->base_addr)); in ser12_interrupt()
350 b2 = inb(MSR(iobase)); in ser12_check_uart()
352 b3 = inb(MSR(iobase)) & 0xf0; in ser12_check_uart()
354 outb(b2, MSR(iobase)); in ser12_check_uart()
Dyam.c157 #define MSR(iobase) (iobase+6) macro
300 inb(MSR(iobase)); in fpga_reset()
447 rc = inb(MSR(iobase)); /* check DONE signal */ in fpga_download()
476 inb(MSR(dev->base_addr)); in yam_set_uart()
503 b2 = inb(MSR(iobase)); in yam_check_uart()
505 b3 = inb(MSR(iobase)) & 0xf0; in yam_check_uart()
507 outb(b2, MSR(iobase)); in yam_check_uart()
745 unsigned char msr = inb(MSR(dev->base_addr)); in yam_interrupt()
/drivers/powercap/
DKconfig25 tristate "Intel RAPL Support via MSR Interface"
30 technology via MSR interface, which allows power limits to be enforced
/drivers/staging/rtl8712/
Drtl8712_cmdctrl_regdef.h14 #define MSR (RTL8712_CMDCTRL_ + 0x000C) macro
Drtl871x_mp_ioctl.c271 r8712_write8(Adapter, MSR, 1); /* Link in ad hoc network, 0x1025004C */ in oid_rt_pro_start_test_hdl()
/drivers/usb/serial/
Dio_16654.h38 #define MSR 6 // Modem Status Register macro
/drivers/staging/rtl8192u/
Dr8192U_hw.h161 MSR = 0x303, // Media Status register enumerator
/drivers/staging/r8188eu/hal/
Dusb_halinit.c1270 val8 = rtw_read8(Adapter, MSR) & 0x0c; in hw_var_set_opmode()
1272 rtw_write8(Adapter, MSR, val8); in hw_var_set_opmode()
1363 val8 = rtw_read8(Adapter, MSR) & 0x0c; in SetHwReg8188EU()
1365 rtw_write8(Adapter, MSR, val8); in SetHwReg8188EU()
1372 val8 = rtw_read8(Adapter, MSR) & 0x03; in SetHwReg8188EU()
1374 rtw_write8(Adapter, MSR, val8); in SetHwReg8188EU()
/drivers/net/wireless/realtek/rtl818x/
Drtl818x.h185 u8 MSR; member
/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_hw.h336 MSR = 0x303, enumerator
Dr8192E_dev.c51 msr = rtl92e_readb(dev, MSR); in _rtl92e_update_msr()
78 rtl92e_writeb(dev, MSR, msr); in _rtl92e_update_msr()
97 u8 btMsr = rtl92e_readb(dev, MSR); in rtl92e_set_reg()
119 rtl92e_writeb(dev, MSR, btMsr); in rtl92e_set_reg()
/drivers/net/usb/
Drtl8150.c30 #define MSR 0x0137 macro
632 get_registers(dev, MSR, 1, &msr); in enable_net_traffic()
/drivers/staging/r8188eu/core/
Drtw_mp.c367 val8 = rtw_read8(padapter, MSR) & 0xFC; /* 0x0102 */ in mp_start_test()
369 rtw_write8(padapter, MSR, val8); /* Link in ad hoc network */ in mp_start_test()
/drivers/net/wireless/realtek/rtl818x/rtl8180/
Ddev.c852 rtl818x_iowrite8(priv, &priv->map->MSR, RTL818X_MSR_ENEDCA); in rtl8180_init_hw()
854 rtl818x_iowrite8(priv, &priv->map->MSR, 0); in rtl8180_init_hw()
1529 rtl818x_iowrite8(priv, &priv->map->MSR, reg); in rtl8180_bss_info_changed()
/drivers/net/wireless/realtek/rtlwifi/rtl8192se/
Dhw.c1142 u8 bt_msr = rtl_read_byte(rtlpriv, MSR); in _rtl92se_set_media_status()
1175 bt_msr = rtl_read_byte(rtlpriv, MSR) & ~MSR_LINK_MASK; in _rtl92se_set_media_status()
1176 rtl_write_byte(rtlpriv, MSR, bt_msr); in _rtl92se_set_media_status()
Dreg.h38 #define MSR 0x004C macro
/drivers/net/wireless/realtek/rtlwifi/rtl8192de/
Dreg.h327 #define MSR (REG_CR + 2) macro
Dhw.c1048 u8 bt_msr = rtl_read_byte(rtlpriv, MSR); in _rtl92de_set_media_status()
1099 rtl_write_byte(rtlpriv, MSR, bt_msr); in _rtl92de_set_media_status()
/drivers/net/wireless/realtek/rtlwifi/rtl8192cu/
Dmac.c408 rtl_write_byte(rtlpriv, MSR, value); in rtl92c_set_network_type()
Dhw.c1272 u8 bt_msr = rtl_read_byte(rtlpriv, MSR); in _rtl92cu_set_media_status()
1315 rtl_write_byte(rtlpriv, MSR, bt_msr); in _rtl92cu_set_media_status()
/drivers/net/wireless/realtek/rtlwifi/rtl8188ee/
Dhw.c872 rtl_write_byte(rtlpriv, MSR, 0x00); in _rtl88ee_init_mac()
1202 u8 bt_msr = rtl_read_byte(rtlpriv, MSR) & 0xfc; in _rtl88ee_set_media_status()
1258 rtl_write_byte(rtlpriv, MSR, bt_msr | mode); in _rtl88ee_set_media_status()
/drivers/staging/rtl8723bs/hal/
Drtl8723b_hal_init.c3254 val8 = rtw_read8(padapter, MSR) & 0x0c; in SetHwReg8723B()
3256 rtw_write8(padapter, MSR, val8); in SetHwReg8723B()
3260 val8 = rtw_read8(padapter, MSR) & 0x03; in SetHwReg8723B()
3262 rtw_write8(padapter, MSR, val8); in SetHwReg8723B()
/drivers/net/wireless/realtek/rtl818x/rtl8187/
Ddev.c878 rtl818x_iowrite8(priv, &priv->map->MSR, RTL818X_MSR_ENEDCA); in rtl8187b_init_hw()
1283 rtl818x_iowrite8(priv, &priv->map->MSR, reg); in rtl8187_bss_info_changed()
/drivers/staging/r8188eu/include/
Drtl8188e_spec.h395 #define MSR (REG_CR + 2) /* Media Status reg */ macro

12