Home
last modified time | relevance | path

Searched refs:PFIT_ENABLE (Results 1 – 12 of 12) sorted by relevance

/drivers/gpu/drm/i915/display/
Dintel_panel.c314 *pfit_control |= PFIT_ENABLE | in i965_scale_aspect()
317 *pfit_control |= PFIT_ENABLE | in i965_scale_aspect()
320 *pfit_control |= PFIT_ENABLE | PFIT_SCALING_AUTO; in i965_scale_aspect()
351 *pfit_control |= (PFIT_ENABLE | in i9xx_scale_aspect()
367 *pfit_control |= (PFIT_ENABLE | in i9xx_scale_aspect()
373 *pfit_control |= (PFIT_ENABLE | in i9xx_scale_aspect()
418 pfit_control |= PFIT_ENABLE; in intel_gmch_panel_fitting()
439 if ((pfit_control & PFIT_ENABLE) == 0) { in intel_gmch_panel_fitting()
Dintel_overlay.c1162 crtc->config->gmch_pfit.control & PFIT_ENABLE) { in intel_overlay_put_image_ioctl()
Dintel_display.c3522 intel_de_read(dev_priv, PFIT_CONTROL) & PFIT_ENABLE); in i9xx_pfit_enable()
4789 if (!(tmp & PFIT_ENABLE)) in i9xx_get_pfit_config()
/drivers/gpu/drm/gma500/
Doaktrail_lvds.c138 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
142 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE | in oaktrail_lvds_mode_set()
145 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE | in oaktrail_lvds_mode_set()
148 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
150 REG_WRITE(PFIT_CONTROL, PFIT_ENABLE); in oaktrail_lvds_mode_set()
Dcdv_intel_lvds.c280 pfit_control = (PFIT_ENABLE | VERT_AUTO_SCALE | in cdv_intel_lvds_mode_set()
Dpsb_intel_display.c85 if ((pfit_control & PFIT_ENABLE) == 0) in psb_intel_panel_fitter_pipe()
Doaktrail_crtc.c351 if ((pfit_control & PFIT_ENABLE) == 0) in oaktrail_panel_fitter_pipe()
Dpsb_intel_reg.h206 #define PFIT_ENABLE (1 << 31) macro
Dpsb_intel_lvds.c478 pfit_control = (PFIT_ENABLE | VERT_AUTO_SCALE | in psb_intel_lvds_mode_set()
Dcdv_intel_display.c565 if ((pfit_control & PFIT_ENABLE) == 0) in cdv_intel_panel_fitter_pipe()
Dcdv_intel_dp.c1098 pfit_control = PFIT_ENABLE; in cdv_intel_dp_mode_set()
/drivers/gpu/drm/i915/
Di915_reg.h5251 #define PFIT_ENABLE (1 << 31) macro