Searched refs:PixelClock (Results 1 – 9 of 9) sorted by relevance
| /drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| D | display_mode_vba_30.c | 47 double PixelClock; member
285 double PixelClock,
336 double PixelClock[],
367 double PixelClock[],
446 double PixelClock[],
468 double PixelClock[],
503 double PixelClock[],
552 double PixelClock[],
584 double PixelClock[],
990 myPipe->PixelClock, in CalculatePrefetchSchedule()
[all …]
|
| D | display_mode_vba_30.h | 33 double PixelClock,
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| D | display_mode_vba_31.c | 63 double PixelClock; member
284 double PixelClock,
337 double PixelClock[],
414 double PixelClock[],
437 double PixelClock[],
472 double PixelClock[],
521 double PixelClock[],
569 double PixelClock[],
986 myPipe->PixelClock,
1001 LineTime = myPipe->HTotal / myPipe->PixelClock;
[all …]
|
| D | display_mode_vba_31.h | 33 double PixelClock,
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| D | display_mode_vba_21.c | 44 double PixelClock; member
325 double PixelClock[],
351 double PixelClock[],
395 double PixelClock[],
429 double PixelClock[],
740 *DSTXAfterScaler = DPPCycles * myPipe->PixelClock / myPipe->DPPCLK in CalculatePrefetchSchedule()
741 + DISPCLKCycles * myPipe->PixelClock / myPipe->DISPCLK + DSCDelay; in CalculatePrefetchSchedule()
758 * myPipe->PixelClock; in CalculatePrefetchSchedule()
763 * myPipe->PixelClock; in CalculatePrefetchSchedule()
765 Tsetup = (double) (*VUpdateOffsetPix + *VUpdateWidthPix + *VReadyOffsetPix) / myPipe->PixelClock; in CalculatePrefetchSchedule()
[all …]
|
| /drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| D | display_mode_vba_20.c | 60 double PixelClock,
443 double PixelClock, in CalculatePrefetchSchedule() argument
531 *DSTXAfterScaler = DPPCycles * PixelClock / DPPCLK + DISPCLKCycles * PixelClock / DISPCLK in CalculatePrefetchSchedule()
549 * PixelClock; in CalculatePrefetchSchedule()
554 * PixelClock; in CalculatePrefetchSchedule()
556 Tsetup = (double) (*VUpdateOffsetPix + *VUpdateWidthPix + *VReadyOffsetPix) / PixelClock; in CalculatePrefetchSchedule()
558 LineTime = (double) HTotal / PixelClock; in CalculatePrefetchSchedule()
1104 mode_lib->vba.PixelClock[k], in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1134 mode_lib->vba.PixelClock[k] in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1148 < 2 * mode_lib->vba.PixelClock[k]) { in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
|
| D | display_mode_vba_20v2.c | 66 double PixelClock,
95 double PixelClock,
473 double PixelClock, in CalculateDelayAfterScaler() argument
523 *DSTXAfterScaler = DPPCycles * PixelClock / DPPCLK + DISPCLKCycles * PixelClock / DISPCLK in CalculateDelayAfterScaler()
545 double PixelClock, in CalculatePrefetchSchedule() argument
612 * PixelClock; in CalculatePrefetchSchedule()
617 * PixelClock; in CalculatePrefetchSchedule()
619 Tsetup = (double) (*VUpdateOffsetPix + *VUpdateWidthPix + *VReadyOffsetPix) / PixelClock; in CalculatePrefetchSchedule()
621 LineTime = (double) HTotal / PixelClock; in CalculatePrefetchSchedule()
1164 mode_lib->vba.PixelClock[k], in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
|
| /drivers/gpu/drm/amd/display/dc/dml/ |
| D | display_mode_vba.c | 553 mode_lib->vba.PixelClock[mode_lib->vba.NumberOfActivePlanes] = dst->pixel_rate_mhz; in fetch_pipe_params()
848 mode_lib->vba.PixelClockBackEnd[k] = mode_lib->vba.PixelClock[k]; in PixelClockAdjustmentForProgressiveToInterlaceUnit()
851 mode_lib->vba.PixelClock[k] = 2 * mode_lib->vba.PixelClock[k]; in PixelClockAdjustmentForProgressiveToInterlaceUnit()
902 double PixelClock, in CalculateWriteBackDISPCLK() argument
913 double CalculateWriteBackDISPCLK = 1.01 * PixelClock * dml_max( in CalculateWriteBackDISPCLK()
920 CalculateWriteBackDISPCLK = dml_max(CalculateWriteBackDISPCLK, 1.01 * PixelClock * dml_max( in CalculateWriteBackDISPCLK()
|
| D | display_mode_vba.h | 313 double PixelClock[DC__NUM_DPP__MAX]; member
981 double PixelClock,
|