Home
last modified time | relevance | path

Searched refs:R5 (Results 1 – 17 of 17) sorted by relevance

/drivers/tty/serial/
Dpmac_zilog.c142 write_zsreg(uap, R5, regs[R5] & ~TxENABLE); in pmz_load_zsregs()
174 write_zsreg(uap, R5, regs[R5]); in pmz_load_zsregs()
564 uap->curregs[R5] |= set_bits; in pmz_set_mctrl()
565 uap->curregs[R5] &= ~clear_bits; in pmz_set_mctrl()
567 write_zsreg(uap, R5, uap->curregs[R5]); in pmz_set_mctrl()
569 set_bits, clear_bits, uap->curregs[R5]); in pmz_set_mctrl()
710 new_reg = (uap->curregs[R5] | set_bits) & ~clear_bits; in pmz_break_ctl()
711 if (new_reg != uap->curregs[R5]) { in pmz_break_ctl()
712 uap->curregs[R5] = new_reg; in pmz_break_ctl()
713 write_zsreg(uap, R5, uap->curregs[R5]); in pmz_break_ctl()
[all …]
Dip22zilog.c188 write_zsreg(channel, R5, regs[R5] & ~TxENAB); in __load_zsregs()
221 write_zsreg(channel, R5, regs[R5]); in __load_zsregs()
561 up->curregs[R5] |= set_bits; in ip22zilog_set_mctrl()
562 up->curregs[R5] &= ~clear_bits; in ip22zilog_set_mctrl()
563 write_zsreg(channel, R5, up->curregs[R5]); in ip22zilog_set_mctrl()
671 new_reg = (up->curregs[R5] | set_bits) & ~clear_bits; in ip22zilog_break_ctl()
672 if (new_reg != up->curregs[R5]) { in ip22zilog_break_ctl()
673 up->curregs[R5] = new_reg; in ip22zilog_break_ctl()
676 write_zsreg(channel, R5, up->curregs[R5]); in ip22zilog_break_ctl()
726 up->curregs[R5] |= TxENAB; in __ip22zilog_startup()
[all …]
Dsunzilog.c207 write_zsreg(channel, R5, regs[R5] & ~TxENAB); in __load_zsregs()
254 write_zsreg(channel, R5, regs[R5]); in __load_zsregs()
661 up->curregs[R5] |= set_bits; in sunzilog_set_mctrl()
662 up->curregs[R5] &= ~clear_bits; in sunzilog_set_mctrl()
663 write_zsreg(channel, R5, up->curregs[R5]); in sunzilog_set_mctrl()
771 new_reg = (up->curregs[R5] | set_bits) & ~clear_bits; in sunzilog_break_ctl()
772 if (new_reg != up->curregs[R5]) { in sunzilog_break_ctl()
773 up->curregs[R5] = new_reg; in sunzilog_break_ctl()
776 write_zsreg(channel, R5, up->curregs[R5]); in sunzilog_break_ctl()
791 up->curregs[R5] |= TxENAB; in __sunzilog_startup()
[all …]
Dzs.c270 write_zsreg(zport, R5, regs[5] & ~TxENAB); in load_zsregs()
285 write_zsreg(zport, R5, regs[5]); in load_zsregs()
402 write_zsreg(zport_a, R5, zport_a->regs[5]); in zs_set_mctrl()
526 write_zsreg(zport, R5, zport->regs[5]); in zs_break_ctl()
791 write_zsreg(zport, R5, zport->regs[5]); in zs_startup()
815 write_zsreg(zport, R5, zport->regs[5]); in zs_shutdown()
972 write_zsreg(zport, R5, zport->regs[5]); in zs_pm()
1165 write_zsreg(zport, R5, zport->regs[5]); in zs_console_write()
1177 write_zsreg(zport, R5, zport->regs[5]); in zs_console_write()
Dzs.h65 #define R5 5 macro
Dip22zilog.h44 #define R5 5 macro
Dsunzilog.h36 #define R5 5 macro
Dpmac_zilog.h132 #define R5 5 macro
/drivers/net/hamradio/
Dscc.c804 wr(scc,R5,Tx8|DTR|TxCRC_ENAB); /* TX 8 bits/char, disabled, DTR */ in init_channel()
936 or(scc,R5, TxENAB); in scc_key_trx()
937 scc->wreg[R5] |= RTS; in scc_key_trx()
939 or(scc,R5,RTS|TxENAB); /* set the RTS line and enable TX */ in scc_key_trx()
942 cl(scc,R5,RTS|TxENAB); in scc_key_trx()
970 or(scc,R5, TxENAB); in scc_key_trx()
971 scc->wreg[R5] |= RTS; in scc_key_trx()
973 or(scc,R5,RTS|TxENAB); /* enable tx */ in scc_key_trx()
976 cl(scc,R5,RTS|TxENAB); /* disable tx */ in scc_key_trx()
1109 if ( (grp1 & TXGROUP) && (scc2->wreg[R5] & RTS) ) in is_grouped()
[all …]
Dz8530.h12 #define R5 5 macro
Ddmascc.c758 write_scc(priv, R5, Tx8); in scc_open()
944 write_scc(priv, R5, TxCRC_ENAB | RTS | TxENAB | Tx8); in scc_send_packet()
1403 write_scc(priv, R5, TxCRC_ENAB | Tx8); in tm_isr()
1425 write_scc(priv, R5, in tm_isr()
/drivers/media/i2c/
Dwm8739.c36 R5 = 5, R6, R7, R8, R9, R15 = 15, enumerator
222 wm8739_write(sd, R5, 0x000); in wm8739_probe()
/drivers/net/wan/
Dz85230.h31 #define R5 5 macro
Dz85230.c285 write_zsreg(c, R5, c->regs[5]); in z8530_rtsdtr()
1365 write_zsreg(c, R5, c->regs[R5] | TxENAB); in z8530_tx_begin()
/drivers/pinctrl/aspeed/
Dpinctrl-aspeed-g5.c791 #define R5 102 macro
793 SIG_EXPR_LIST_DECL_SINGLE(R5, VPIB8, VPI24, VPI_24_RSVD_DESC, R5_DESC, COND2);
794 SIG_EXPR_LIST_DECL_SINGLE(R5, TXD2, TXD2, R5_DESC, COND2);
795 PIN_DECL_2(R5, GPIOM6, VPIB8, TXD2);
796 FUNC_GROUP_DECL(TXD2, R5);
929 FUNC_GROUP_DECL(VPI24, T1, U2, P4, P3, Y1, AB2, AA1, Y2, AA2, P5, R5, T5, V3,
2085 ASPEED_PINCTRL_PIN(R5),
/drivers/remoteproc/
DKconfig306 tristate "TI K3 R5 remoteproc support"
/drivers/platform/x86/
DKconfig843 R2, R3, R5, T2, W2 and Y2 series), say Y.