Home
last modified time | relevance | path

Searched refs:RADEON_CRTC2_GEN_CNTL (Results 1 – 7 of 7) sorted by relevance

/drivers/gpu/drm/radeon/
Dradeon_legacy_encoders.c1057 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL); in radeon_legacy_tv_dac_dpms()
1119 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl); in radeon_legacy_tv_dac_dpms()
1319 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL); in r300_legacy_tv_detect()
1328 WREG32(RADEON_CRTC2_GEN_CNTL, in r300_legacy_tv_detect()
1371 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl); in r300_legacy_tv_detect()
1459 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL); in radeon_legacy_ext_dac_detect()
1484 WREG32(RADEON_CRTC2_GEN_CNTL, (RADEON_CRTC2_EN | in radeon_legacy_ext_dac_detect()
1524 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl); in radeon_legacy_ext_dac_detect()
1595 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL); in radeon_legacy_tv_dac_detect()
1612 WREG32(RADEON_CRTC2_GEN_CNTL, tmp); in radeon_legacy_tv_dac_detect()
[all …]
Dradeon_legacy_crtc.c331 WREG32_P(RADEON_CRTC2_GEN_CNTL, RADEON_CRTC2_EN, ~(RADEON_CRTC2_EN | mask)); in radeon_crtc_dpms()
347 WREG32_P(RADEON_CRTC2_GEN_CNTL, mask, ~(RADEON_CRTC2_EN | mask)); in radeon_crtc_dpms()
534 gen_cntl_reg = RADEON_CRTC2_GEN_CNTL; in radeon_crtc_do_set_base()
655 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL) & 0x00718080; in radeon_set_crtc_timing()
679 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl); in radeon_set_crtc_timing()
Dradeon_cursor.c81 reg = RADEON_CRTC2_GEN_CNTL; in radeon_hide_cursor()
132 WREG32(RADEON_MM_INDEX, RADEON_CRTC2_GEN_CNTL); in radeon_show_cursor()
Dradeon_bios.c537 crtc2_gen_cntl = RREG32(RADEON_CRTC2_GEN_CNTL); in legacy_read_disabled_bios()
559 WREG32(RADEON_CRTC2_GEN_CNTL, in legacy_read_disabled_bios()
584 WREG32(RADEON_CRTC2_GEN_CNTL, crtc2_gen_cntl); in legacy_read_disabled_bios()
Dr100.c127 if (!(RREG32(RADEON_CRTC2_GEN_CNTL) & RADEON_CRTC2_EN)) in r100_wait_for_vblank()
470 tmp = RREG32(RADEON_CRTC2_GEN_CNTL); in r100_pm_prepare()
472 WREG32(RADEON_CRTC2_GEN_CNTL, tmp); in r100_pm_prepare()
501 tmp = RREG32(RADEON_CRTC2_GEN_CNTL); in r100_pm_finish()
503 WREG32(RADEON_CRTC2_GEN_CNTL, tmp); in r100_pm_finish()
Dradeon_device.c695 RREG32(RADEON_CRTC2_GEN_CNTL); in radeon_card_posted()
Dradeon_reg.h449 #define RADEON_CRTC2_GEN_CNTL 0x03f8 macro