Home
last modified time | relevance | path

Searched refs:RVU_PF_VFFLR_INT_ENA_W1CX (Results 1 – 5 of 5) sorted by relevance

/drivers/crypto/marvell/octeontx2/
Dotx2_cptpf_main.c104 RVU_PF_VFFLR_INT_ENA_W1CX(0), INTR_MASK(num_vfs)); in cptpf_disable_vf_flr_me_intrs()
118 RVU_PF_VFFLR_INT_ENA_W1CX(1), INTR_MASK(num_vfs - 64)); in cptpf_disable_vf_flr_me_intrs()
190 RVU_PF_VFFLR_INT_ENA_W1CX(reg), in cptpf_vf_flr_intr()
/drivers/net/ethernet/marvell/octeontx2/nic/
Dotx2_reg.h29 #define RVU_PF_VFFLR_INT_ENA_W1CX(a) (0x960 | (a) << 3) macro
Dotx2_pf.c78 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1CX(0), INTR_MASK(vfs)); in otx2_disable_flr_me_intr()
89 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1CX(1), INTR_MASK(vfs - 64)); in otx2_disable_flr_me_intr()
157 otx2_write64(pf, RVU_PF_VFFLR_INT_ENA_W1CX(reg), in otx2_pf_flr_intr_handler()
/drivers/net/ethernet/marvell/octeontx2/af/
Drvu_reg.h95 #define RVU_PF_VFFLR_INT_ENA_W1CX(a) (0x960 | (a) << 3) macro
Drvu.c2611 rvupf_write64(rvu, RVU_PF_VFFLR_INT_ENA_W1CX(reg), BIT_ULL(vf)); in rvu_afvf_queue_flr_work()
2981 rvupf_write64(rvu, RVU_PF_VFFLR_INT_ENA_W1CX(0), INTR_MASK(vfs)); in rvu_disable_afvf_intr()
2988 rvupf_write64(rvu, RVU_PF_VFFLR_INT_ENA_W1CX(1), INTR_MASK(vfs - 64)); in rvu_disable_afvf_intr()