Searched refs:SET (Results 1 – 16 of 16) sorted by relevance
/drivers/gpu/drm/sti/ |
D | sti_awg_utils.c | 17 SET, enumerator 69 opcode = SET; in awg_generate_instr() 97 case SET: in awg_generate_instr() 138 ret |= awg_generate_instr((timing->trailing_pixels > 0) ? SET : RPLSET, in awg_generate_line_signal() 148 ret |= awg_generate_instr(SET, val, 0, 0, fwparams); in awg_generate_line_signal()
|
/drivers/clk/imx/ |
D | clk-pfd.c | 31 #define SET 0x4 macro 48 writel_relaxed(1 << ((pfd->idx + 1) * 8 - 1), pfd->reg + SET); in clk_pfd_disable() 100 writel_relaxed(frac << (pfd->idx * 8), pfd->reg + SET); in clk_pfd_set_rate()
|
/drivers/clk/mxs/ |
D | clk-pll.c | 36 writel_relaxed(1 << pll->power, pll->base + SET); in clk_pll_prepare() 63 writel_relaxed(1 << 31, pll->base + SET); in clk_pll_disable()
|
D | clk-imx28.c | 74 writel_relaxed(clkmux << BP_SAIF_CLKMUX, DIGCTRL + SET); in mxs_saif_clkmux_select() 84 writel_relaxed(1 << BP_CPU_INTERRUPT_WAIT, CPU + SET); in clk_misc_init() 87 writel_relaxed(1 << BP_ENET_DIV_TIME, ENET + SET); in clk_misc_init()
|
D | clk-imx23.c | 49 writel_relaxed(1 << BP_CPU_INTERRUPT_WAIT, CPU + SET); in clk_misc_init() 70 writel_relaxed(30 << BP_FRAC_IOFRAC, FRAC + SET); in clk_misc_init()
|
D | clk.h | 14 #define SET 0x4 macro
|
D | clk-ref.c | 44 writel_relaxed(1 << ((ref->idx + 1) * 8 - 1), ref->reg + SET); in clk_ref_disable()
|
/drivers/pwm/ |
D | pwm-mxs.c | 17 #define SET 0x4 macro 108 writel(1 << pwm->hwpwm, mxs->base + PWM_CTRL + SET); in mxs_pwm_apply()
|
/drivers/gpu/drm/imx/dcss/ |
D | dcss-dev.h | 14 #define SET 0x04 macro 20 #define dcss_set(v, c) writel((v), (c) + SET)
|
/drivers/pinctrl/freescale/ |
D | pinctrl-mxs.h | 12 #define SET 0x4 macro
|
D | pinctrl-mxs.c | 291 writel(1 << shift, reg + SET); in mxs_pinconf_group_set() 302 writel(1 << shift, reg + SET); in mxs_pinconf_group_set()
|
/drivers/scsi/ |
D | 53c700.scr | 164 SET TARGET 239 SET ATN
|
D | 53c700_d.h_shipped | 200 SET TARGET 395 SET ATN
|
/drivers/gpu/drm/nouveau/nvkm/engine/gr/ |
D | ctxnv50.c | 196 cp_set (ctx, UNK01, SET); in nv50_grctx_generate() 202 cp_bra (ctx, UNK0B, SET, cp_prepare_exit); in nv50_grctx_generate() 207 cp_set (ctx, UNK1D, SET); in nv50_grctx_generate() 211 cp_set (ctx, UNK01, SET); in nv50_grctx_generate() 216 cp_set (ctx, UNK03, SET); in nv50_grctx_generate() 226 cp_set (ctx, UNK20, SET); in nv50_grctx_generate()
|
/drivers/net/fddi/skfp/h/ |
D | skfbi.h | 805 #define SET(io,mask) outpw((io),inpw(io)|(mask)) macro
|
/drivers/net/wireless/mediatek/mt76/mt7915/ |
D | mcu.c | 3021 mt7915_mcu_wa_cmd(dev, MCU_WA_PARAM_CMD(SET), MCU_WA_PARAM_RED, 0, 0); in mt7915_mcu_init()
|