Home
last modified time | relevance | path

Searched refs:SPLL_RESET (Results 1 – 21 of 21) sorted by relevance

/drivers/gpu/drm/radeon/
Drv740d.h27 #define SPLL_RESET (1 << 0) macro
Drv730d.h27 #define SPLL_RESET (1 << 0) macro
Drs780d.h27 # define SPLL_RESET (1 << 0) macro
Drv740_dpm.c371 spll_func_cntl |= SPLL_RESET | SPLL_SLEEP | SPLL_BYPASS_EN; in rv740_populate_smc_acpi_state()
Drv730_dpm.c288 spll_func_cntl |= SPLL_RESET | SPLL_BYPASS_EN; in rv730_populate_smc_acpi_state()
Drv770d.h90 #define SPLL_RESET (1 << 0) macro
Dnid.h539 #define SPLL_RESET (1 << 0) macro
Dsid.h86 #define SPLL_RESET (1 << 0) macro
Dcikd.h249 #define SPLL_RESET (1 << 0) macro
Devergreend.h75 #define SPLL_RESET (1 << 0) macro
Dr600d.h1271 # define SPLL_RESET (1 << 0) macro
Dcypress_dpm.c1431 spll_func_cntl |= SPLL_RESET | SPLL_SLEEP | SPLL_BYPASS_EN; in cypress_populate_smc_acpi_state()
Drv770_dpm.c978 spll_func_cntl |= SPLL_RESET | SPLL_SLEEP | SPLL_BYPASS_EN; in rv770_populate_smc_acpi_state()
Dsi.c4022 tmp |= SPLL_RESET; in si_spll_powerdown()
Dci_dpm.c2987 spll_func_cntl |= SPLL_RESET; in ci_populate_smc_acpi_level()
/drivers/gpu/drm/amd/amdgpu/
Dsid.h87 #define SPLL_RESET (1 << 0) macro
Dsi.c1366 tmp |= SPLL_RESET; in si_spll_powerdown()
/drivers/gpu/drm/amd/pm/powerplay/smumgr/
Diceland_smumgr.c1464 CG_SPLL_FUNC_CNTL, SPLL_RESET, 1); in iceland_populate_smc_acpi_level()
Dfiji_smumgr.c1346 SPLL_RESET, 1); in fiji_populate_smc_acpi_level()
Dci_smumgr.c1417 CG_SPLL_FUNC_CNTL, SPLL_RESET, 1); in ci_populate_smc_acpi_level()
Dtonga_smumgr.c1213 SPLL_RESET, 1); in tonga_populate_smc_acpi_level()