Home
last modified time | relevance | path

Searched refs:SSPP_CURSOR0 (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_ctl.c302 case SSPP_CURSOR0: in mdp_ctl_blend_mask()
311 if (stage < STAGE6 && (pipe != SSPP_CURSOR0 && pipe != SSPP_CURSOR1)) in mdp_ctl_blend_ext_mask()
325 case SSPP_CURSOR0: return MDP5_CTL_LAYER_EXT_REG_CURSOR0(stage); in mdp_ctl_blend_ext_mask()
453 case SSPP_CURSOR0: return MDP5_CTL_FLUSH_CURSOR_0; in mdp_ctl_flush_mask_pipe()
Dmdp5.xml.h87 SSPP_CURSOR0 = 11, enumerator
561 case SSPP_CURSOR0: return (mdp5_cfg->pipe_cursor.base[0]); in __offset_PIPE()
Dmdp5_kms.c733 SSPP_CURSOR0, SSPP_CURSOR1, in hwpipe_init() enumerator
/drivers/gpu/drm/msm/disp/dpu1/
Ddpu_hw_top.c150 status->sspp[SSPP_CURSOR0] = (value >> 24) & 0x3; in dpu_hw_get_danger_status()
247 status->sspp[SSPP_CURSOR0] = (value >> 24) & 0x1; in dpu_hw_get_safe_status()
Ddpu_hw_ctl.c183 case SSPP_CURSOR0: in dpu_hw_ctl_get_bitmask_sspp()
474 case SSPP_CURSOR0: in dpu_hw_ctl_setup_blendstage()
Ddpu_hw_mdss.h122 SSPP_CURSOR0, enumerator