Home
last modified time | relevance | path

Searched refs:TIMELINE_SEQNO_BYTES (Results 1 – 2 of 2) sorted by relevance

/drivers/gpu/drm/i915/gt/
Dintel_timeline.c14 #define TIMELINE_SEQNO_BYTES 8 macro
66 timeline->hwsp_seqno = memset(vaddr + ofs, 0, TIMELINE_SEQNO_BYTES); in intel_timeline_pin_map()
67 drm_clflush_virt_range(vaddr + ofs, TIMELINE_SEQNO_BYTES); in intel_timeline_pin_map()
226 memset(hwsp_seqno + 1, 0, TIMELINE_SEQNO_BYTES - sizeof(*hwsp_seqno)); in intel_timeline_reset_seqno()
228 drm_clflush_virt_range(hwsp_seqno, TIMELINE_SEQNO_BYTES); in intel_timeline_reset_seqno()
308 u32 next_ofs = offset_in_page(tl->hwsp_offset + TIMELINE_SEQNO_BYTES); in __intel_timeline_get_seqno()
311 if (TIMELINE_SEQNO_BYTES <= BIT(5) && (next_ofs & BIT(5))) in __intel_timeline_get_seqno()
Dselftest_timeline.c37 return (address + offset_in_page(tl->hwsp_offset)) / TIMELINE_SEQNO_BYTES; in hwsp_cacheline()
61 #define CACHELINES_PER_PAGE (PAGE_SIZE / TIMELINE_SEQNO_BYTES / 2)
1149 count < (PAGE_SIZE / TIMELINE_SEQNO_BYTES - 1) / 2); in live_hwsp_read()