Home
last modified time | relevance | path

Searched refs:_2 (Results 1 – 6 of 6) sorted by relevance

/drivers/gpu/drm/nouveau/include/nvhw/
Ddrf.h65 #define NVVAL_(X,_1,_2,_3,_4,_5,IMPL,...) IMPL argument
70 #define NVDEF_(X,_1,_2,_3,_4,_5,IMPL,...) IMPL argument
76 #define NVVAL_GET_(X,_1,_2,_3,_4,_5,IMPL,...) IMPL argument
82 #define NVVAL_TEST_(X,_1,_2,_3,_4,_5,_6,_7,IMPL,...) IMPL argument
87 #define NVDEF_TEST_(X,_1,_2,_3,_4,_5,_6,_7,IMPL,...) IMPL argument
93 #define NVVAL_SET_(X,_1,_2,_3,_4,_5,_6,IMPL,...) IMPL argument
98 #define NVDEF_SET_(X,_1,_2,_3,_4,_5,_6,IMPL,...) IMPL argument
107 #define NVVAL_MW_GET_(X,_1,_2,_3,_4,_5,IMPL,...) IMPL argument
117 #define NVVAL_MW_SET_(X,_1,_2,_3,_4,_5,_6,IMPL,...) IMPL argument
122 #define NVDEF_MW_SET_(X,_1,_2,_3,_4,_5,_6,IMPL,...) IMPL argument
[all …]
/drivers/firmware/psci/
Dpsci.c197 return __psci_cpu_suspend(PSCI_FN_NATIVE(0_2, CPU_SUSPEND), in psci_0_2_cpu_suspend()
234 return __psci_cpu_on(PSCI_FN_NATIVE(0_2, CPU_ON), cpuid, entry_point); in psci_0_2_cpu_on()
252 return __psci_migrate(PSCI_FN_NATIVE(0_2, MIGRATE), cpuid); in psci_0_2_migrate()
258 return invoke_psci_fn(PSCI_FN_NATIVE(0_2, AFFINITY_INFO), in psci_affinity_info()
269 return invoke_psci_fn(PSCI_FN_NATIVE(0_2, MIGRATE_INFO_UP_CPU), in psci_migrate_info_up_cpu()
415 int feature = psci_features(PSCI_FN_NATIVE(0_2, CPU_SUSPEND)); in psci_init_cpu_suspend()
/drivers/gpu/drm/nouveau/dispnv50/
Dovly827e.c85 NVBO_WR32(bo, offset, NV_DISP_NOTIFICATION_1, _2, 0); in ovly827e_ntfy_reset()
Dcorec37d.c99 NVBO_WR32(bo, offset, NV_DISP_NOTIFIER, _2, 0); in corec37d_ntfy_init()
/drivers/net/ethernet/marvell/octeontx2/af/
Dmbox.c406 #define M(_name, _id, _1, _2, _3) case _id: return # _name; in otx2_mbox_id2name() argument
Dmbox.h291 #define M(_name, _id, _1, _2, _3) MBOX_MSG_ ## _name = _id, argument