Home
last modified time | relevance | path

Searched refs:__initdata (Results 1 – 25 of 199) sorted by relevance

12345678

/drivers/clk/hisilicon/
Dclk-hi6220.c25 static struct hisi_fixed_rate_clock hi6220_fixed_rate_clks[] __initdata = {
41 static struct hisi_fixed_factor_clock hi6220_fixed_factor_clks[] __initdata = {
54 static struct hisi_gate_clock hi6220_separated_gate_clks_ao[] __initdata = {
94 static const char *mmc0_mux0_p[] __initdata = { "pll_ddr_gate", "syspll", };
95 static const char *mmc0_mux1_p[] __initdata = { "mmc0_mux0", "pll_media_gate", };
96 static const char *mmc0_src_p[] __initdata = { "mmc0srcsel", "mmc0_div", };
97 static const char *mmc1_mux0_p[] __initdata = { "pll_ddr_gate", "syspll", };
98 static const char *mmc1_mux1_p[] __initdata = { "mmc1_mux0", "pll_media_gate", };
99 static const char *mmc1_src_p[] __initdata = { "mmc1srcsel", "mmc1_div", };
100 static const char *mmc2_mux0_p[] __initdata = { "pll_ddr_gate", "syspll", };
[all …]
/drivers/clk/samsung/
Dclk-s3c2410.c44 static unsigned long s3c2410_clk_regs[] __initdata = {
56 static struct samsung_mux_clock s3c2410_common_muxes[] __initdata = {
72 static struct samsung_div_clock s3c2410_common_dividers[] __initdata = {
77 static struct samsung_gate_clock s3c2410_common_gates[] __initdata = {
96 static struct samsung_clock_alias s3c2410_common_aliases[] __initdata = {
120 static struct samsung_pll_rate_table pll_s3c2410_12mhz_tbl[] __initdata = {
154 static struct samsung_pll_clock s3c2410_plls[] __initdata = {
161 static struct samsung_div_clock s3c2410_dividers[] __initdata = {
165 static struct samsung_fixed_factor_clock s3c2410_ffactor[] __initdata = {
176 static struct samsung_clock_alias s3c2410_aliases[] __initdata = {
[all …]
Dclk-s3c2443.c48 static unsigned long s3c2443_clk_regs[] __initdata = {
70 static struct samsung_mux_clock s3c2443_common_muxes[] __initdata = {
98 static struct samsung_div_clock s3c2443_common_dividers[] __initdata = {
111 static struct samsung_gate_clock s3c2443_common_gates[] __initdata = {
145 static struct samsung_clock_alias s3c2443_common_aliases[] __initdata = {
181 static struct samsung_pll_clock s3c2416_pll_clks[] __initdata = {
200 static struct samsung_div_clock s3c2416_dividers[] __initdata = {
206 static struct samsung_mux_clock s3c2416_muxes[] __initdata = {
212 static struct samsung_gate_clock s3c2416_gates[] __initdata = {
222 static struct samsung_clock_alias s3c2416_aliases[] __initdata = {
[all …]
Dclk-s3c64xx.c63 static unsigned long s3c64xx_clk_regs[] __initdata = {
80 static unsigned long s3c6410_clk_regs[] __initdata = {
112 FIXED_RATE_CLOCKS(s3c64xx_fixed_rate_ext_clks) __initdata = {
118 FIXED_RATE_CLOCKS(s3c64xx_fixed_rate_clks) __initdata = {
124 MUX_CLOCKS(s3c64xx_mux_clks) __initdata = {
141 MUX_CLOCKS(s3c6400_mux_clks) __initdata = {
149 MUX_CLOCKS(s3c6410_mux_clks) __initdata = {
160 DIV_CLOCKS(s3c64xx_div_clks) __initdata = {
184 DIV_CLOCKS(s3c6400_div_clks) __initdata = {
189 DIV_CLOCKS(s3c6410_div_clks) __initdata = {
[all …]
Dclk-s3c2412.c34 static unsigned long s3c2412_clk_regs[] __initdata = {
55 static struct samsung_div_clock s3c2412_dividers[] __initdata = {
67 static struct samsung_fixed_factor_clock s3c2412_ffactor[] __initdata = {
87 static struct samsung_mux_clock s3c2412_muxes[] __initdata = {
100 static struct samsung_pll_clock s3c2412_plls[] __initdata = {
105 static struct samsung_gate_clock s3c2412_gates[] __initdata = {
136 static struct samsung_clock_alias s3c2412_aliases[] __initdata = {
186 static struct samsung_fixed_rate_clock s3c2412_common_frate_clks[] __initdata = {
/drivers/char/ipmi/
Dipmi_si_hardcode.c18 static char si_type_str[MAX_SI_TYPE_STR] __initdata;
23 static int irqs[SI_MAX_PARMS] __initdata;
24 static unsigned int num_irqs __initdata; variable
25 static int regspacings[SI_MAX_PARMS] __initdata;
26 static unsigned int num_regspacings __initdata; variable
27 static int regsizes[SI_MAX_PARMS] __initdata;
28 static unsigned int num_regsizes __initdata; variable
29 static int regshifts[SI_MAX_PARMS] __initdata;
30 static unsigned int num_regshifts __initdata; variable
31 static int slave_addrs[SI_MAX_PARMS] __initdata;
[all …]
/drivers/input/misc/
Dwistron_btns.c80 static unsigned char __initdata signature[] = in locate_wistron_bios()
244 static struct key_entry keymap_empty[] __initdata = {
248 static struct key_entry keymap_fs_amilo_pro_v2000[] __initdata = {
258 static struct key_entry keymap_fs_amilo_pro_v3505[] __initdata = {
268 static struct key_entry keymap_fs_amilo_pro_v8210[] __initdata = {
278 static struct key_entry keymap_fujitsu_n3510[] __initdata = {
290 static struct key_entry keymap_wistron_ms2111[] __initdata = {
299 static struct key_entry keymap_wistron_md40100[] __initdata = {
308 static struct key_entry keymap_wistron_ms2141[] __initdata = {
321 static struct key_entry keymap_acer_aspire_1500[] __initdata = {
[all …]
/drivers/clk/pistachio/
Dclk-pistachio.c18 static struct pistachio_gate pistachio_gates[] __initdata = {
51 static struct pistachio_fixed_factor pistachio_ffs[] __initdata = {
56 static struct pistachio_div pistachio_divs[] __initdata = {
123 static struct pistachio_mux pistachio_muxes[] __initdata = {
143 static struct pistachio_pll pistachio_plls[] __initdata = {
159 static unsigned int pistachio_critical_clks_core[] __initdata = {
163 static unsigned int pistachio_critical_clks_sys[] __initdata = {
204 static struct pistachio_gate pistachio_periph_gates[] __initdata = {
223 static struct pistachio_div pistachio_periph_divs[] __initdata = {
274 static struct pistachio_gate pistachio_sys_gates[] __initdata = {
[all …]
/drivers/clk/rockchip/
Dclk-rk3308.c91 static struct rockchip_cpuclk_rate_table rk3308_cpuclk_rates[] __initdata = {
179 static struct rockchip_pll_clock rk3308_pll_clks[] __initdata = {
198 static struct rockchip_clk_branch rk3308_uart0_fracmux __initdata = variable
202 static struct rockchip_clk_branch rk3308_uart1_fracmux __initdata = variable
206 static struct rockchip_clk_branch rk3308_uart2_fracmux __initdata = variable
210 static struct rockchip_clk_branch rk3308_uart3_fracmux __initdata = variable
214 static struct rockchip_clk_branch rk3308_uart4_fracmux __initdata = variable
218 static struct rockchip_clk_branch rk3308_dclk_vop_fracmux __initdata = variable
222 static struct rockchip_clk_branch rk3308_rtc32k_fracmux __initdata = variable
226 static struct rockchip_clk_branch rk3308_pdm_fracmux __initdata = variable
[all …]
Dclk-rk3188.c137 static struct rockchip_cpuclk_rate_table rk3066_cpuclk_rates[] __initdata = {
176 static struct rockchip_cpuclk_rate_table rk3188_cpuclk_rates[] __initdata = {
215 static struct rockchip_pll_clock rk3066_pll_clks[] __initdata = {
226 static struct rockchip_pll_clock rk3188_pll_clks[] __initdata = {
251 static struct rockchip_clk_branch common_hsadc_out_fracmux __initdata = variable
255 static struct rockchip_clk_branch common_spdif_fracmux __initdata = variable
259 static struct rockchip_clk_branch common_uart0_fracmux __initdata = variable
263 static struct rockchip_clk_branch common_uart1_fracmux __initdata = variable
267 static struct rockchip_clk_branch common_uart2_fracmux __initdata = variable
271 static struct rockchip_clk_branch common_uart3_fracmux __initdata = variable
[all …]
Dclk-px30.c95 static struct rockchip_cpuclk_rate_table px30_cpuclk_rates[] __initdata = {
184 static struct rockchip_pll_clock px30_pll_clks[] __initdata = {
199 static struct rockchip_pll_clock px30_pmu_pll_clks[] __initdata = {
208 static struct rockchip_clk_branch px30_pdm_fracmux __initdata = variable
212 static struct rockchip_clk_branch px30_i2s0_tx_fracmux __initdata = variable
216 static struct rockchip_clk_branch px30_i2s0_rx_fracmux __initdata = variable
220 static struct rockchip_clk_branch px30_i2s1_fracmux __initdata = variable
224 static struct rockchip_clk_branch px30_i2s2_fracmux __initdata = variable
228 static struct rockchip_clk_branch px30_uart1_fracmux __initdata = variable
232 static struct rockchip_clk_branch px30_uart2_fracmux __initdata = variable
[all …]
Dclk-rk3128.c97 static struct rockchip_cpuclk_rate_table rk3128_cpuclk_rates[] __initdata = {
158 static struct rockchip_pll_clock rk3128_pll_clks[] __initdata = {
173 static struct rockchip_clk_branch rk3128_i2s0_fracmux __initdata = variable
177 static struct rockchip_clk_branch rk3128_i2s1_fracmux __initdata = variable
181 static struct rockchip_clk_branch rk3128_spdif_fracmux __initdata = variable
185 static struct rockchip_clk_branch rk3128_uart0_fracmux __initdata = variable
189 static struct rockchip_clk_branch rk3128_uart1_fracmux __initdata = variable
193 static struct rockchip_clk_branch rk3128_uart2_fracmux __initdata = variable
197 static struct rockchip_clk_branch common_clk_branches[] __initdata = {
551 static struct rockchip_clk_branch rk3126_clk_branches[] __initdata = {
[all …]
Dclk-rk3568.c152 static struct rockchip_cpuclk_rate_table rk3568_cpuclk_rates[] __initdata = {
305 static struct rockchip_pll_clock rk3568_pmu_pll_clks[] __initdata = {
314 static struct rockchip_pll_clock rk3568_pll_clks[] __initdata = {
339 static struct rockchip_clk_branch rk3568_i2s0_8ch_tx_fracmux __initdata = variable
343 static struct rockchip_clk_branch rk3568_i2s0_8ch_rx_fracmux __initdata = variable
347 static struct rockchip_clk_branch rk3568_i2s1_8ch_tx_fracmux __initdata = variable
351 static struct rockchip_clk_branch rk3568_i2s1_8ch_rx_fracmux __initdata = variable
355 static struct rockchip_clk_branch rk3568_i2s2_2ch_fracmux __initdata = variable
359 static struct rockchip_clk_branch rk3568_i2s3_2ch_tx_fracmux __initdata = variable
363 static struct rockchip_clk_branch rk3568_i2s3_2ch_rx_fracmux __initdata = variable
[all …]
Dclk-rk3036.c98 static struct rockchip_cpuclk_rate_table rk3036_cpuclk_rates[] __initdata = {
136 static struct rockchip_pll_clock rk3036_pll_clks[] __initdata = {
149 static struct rockchip_clk_branch rk3036_uart0_fracmux __initdata = variable
153 static struct rockchip_clk_branch rk3036_uart1_fracmux __initdata = variable
157 static struct rockchip_clk_branch rk3036_uart2_fracmux __initdata = variable
161 static struct rockchip_clk_branch rk3036_i2s_fracmux __initdata = variable
165 static struct rockchip_clk_branch rk3036_spdif_fracmux __initdata = variable
169 static struct rockchip_clk_branch rk3036_clk_branches[] __initdata = {
Dclk-rk3228.c98 static struct rockchip_cpuclk_rate_table rk3228_cpuclk_rates[] __initdata = {
168 static struct rockchip_pll_clock rk3228_pll_clks[] __initdata = {
183 static struct rockchip_clk_branch rk3228_i2s0_fracmux __initdata = variable
187 static struct rockchip_clk_branch rk3228_i2s1_fracmux __initdata = variable
191 static struct rockchip_clk_branch rk3228_i2s2_fracmux __initdata = variable
195 static struct rockchip_clk_branch rk3228_spdif_fracmux __initdata = variable
199 static struct rockchip_clk_branch rk3228_uart0_fracmux __initdata = variable
203 static struct rockchip_clk_branch rk3228_uart1_fracmux __initdata = variable
207 static struct rockchip_clk_branch rk3228_uart2_fracmux __initdata = variable
211 static struct rockchip_clk_branch rk3228_clk_branches[] __initdata = {
Dclk-rk3288.c164 static struct rockchip_cpuclk_rate_table rk3288_cpuclk_rates[] __initdata = {
225 static struct rockchip_pll_clock rk3288_pll_clks[] __initdata = {
250 static struct rockchip_clk_branch rk3288_i2s_fracmux __initdata = variable
254 static struct rockchip_clk_branch rk3288_spdif_fracmux __initdata = variable
258 static struct rockchip_clk_branch rk3288_spdif_8ch_fracmux __initdata = variable
262 static struct rockchip_clk_branch rk3288_uart0_fracmux __initdata = variable
266 static struct rockchip_clk_branch rk3288_uart1_fracmux __initdata = variable
270 static struct rockchip_clk_branch rk3288_uart2_fracmux __initdata = variable
274 static struct rockchip_clk_branch rk3288_uart3_fracmux __initdata = variable
278 static struct rockchip_clk_branch rk3288_uart4_fracmux __initdata = variable
[all …]
Dclk-rk3368.c129 static struct rockchip_pll_clock rk3368_pll_clks[] __initdata = {
220 static struct rockchip_cpuclk_rate_table rk3368_cpuclkb_rates[] __initdata = {
233 static struct rockchip_cpuclk_rate_table rk3368_cpuclkl_rates[] __initdata = {
246 static struct rockchip_clk_branch rk3368_i2s_8ch_fracmux __initdata = variable
250 static struct rockchip_clk_branch rk3368_spdif_8ch_fracmux __initdata = variable
254 static struct rockchip_clk_branch rk3368_i2s_2ch_fracmux __initdata = variable
258 static struct rockchip_clk_branch rk3368_uart0_fracmux __initdata = variable
262 static struct rockchip_clk_branch rk3368_uart1_fracmux __initdata = variable
266 static struct rockchip_clk_branch rk3368_uart3_fracmux __initdata = variable
270 static struct rockchip_clk_branch rk3368_uart4_fracmux __initdata = variable
[all …]
Dclk-rk3328.c110 static struct rockchip_cpuclk_rate_table rk3328_cpuclk_rates[] __initdata = {
214 static struct rockchip_pll_clock rk3328_pll_clks[] __initdata = {
236 static struct rockchip_clk_branch rk3328_i2s0_fracmux __initdata = variable
240 static struct rockchip_clk_branch rk3328_i2s1_fracmux __initdata = variable
244 static struct rockchip_clk_branch rk3328_i2s2_fracmux __initdata = variable
248 static struct rockchip_clk_branch rk3328_spdif_fracmux __initdata = variable
252 static struct rockchip_clk_branch rk3328_uart0_fracmux __initdata = variable
256 static struct rockchip_clk_branch rk3328_uart1_fracmux __initdata = variable
260 static struct rockchip_clk_branch rk3328_uart2_fracmux __initdata = variable
264 static struct rockchip_clk_branch rk3328_clk_branches[] __initdata = {
/drivers/idle/
Dintel_idle.c88 static const struct idle_cpu *icpu __initdata; variable
89 static struct cpuidle_state *cpuidle_state_table __initdata; variable
91 static unsigned int mwait_substates __initdata; variable
189 static struct cpuidle_state nehalem_cstates[] __initdata = {
226 static struct cpuidle_state snb_cstates[] __initdata = {
271 static struct cpuidle_state byt_cstates[] __initdata = {
316 static struct cpuidle_state cht_cstates[] __initdata = {
361 static struct cpuidle_state ivb_cstates[] __initdata = {
406 static struct cpuidle_state ivt_cstates[] __initdata = {
443 static struct cpuidle_state ivt_cstates_4s[] __initdata = {
[all …]
/drivers/platform/chrome/
Dchromeos_laptop.c262 static struct i2c_peripheral samsung_series_5_550_peripherals[] __initdata = {
283 static struct i2c_peripheral samsung_series_5_peripherals[] __initdata = {
316 static struct i2c_peripheral chromebook_pixel_peripherals[] __initdata = {
354 static struct i2c_peripheral hp_chromebook_14_peripherals[] __initdata = {
367 static struct i2c_peripheral dell_chromebook_11_peripherals[] __initdata = {
389 static struct i2c_peripheral toshiba_cb35_peripherals[] __initdata = {
402 static struct i2c_peripheral acer_c7_chromebook_peripherals[] __initdata = {
415 static struct i2c_peripheral acer_ac700_peripherals[] __initdata = {
426 static struct i2c_peripheral acer_c720_peripherals[] __initdata = {
474 hp_pavilion_14_chromebook_peripherals[] __initdata = {
[all …]
/drivers/zorro/
Dnames.c38 #define MANUF( manuf, name ) static char __manufstr_##manuf[] __initdata = name;
40 #define PRODUCT( manuf, prod, name ) static char __prodstr_##manuf##prod[] __initdata = name;
44 #define MANUF( manuf, name ) static struct zorro_prod_info __prods_##manuf[] __initdata = {
49 static struct zorro_manuf_info __initdata zorro_manuf_list[] = {
/drivers/md/
Dmd-autodetect.c24 static int __initdata raid_noautodetect;
26 static int __initdata raid_noautodetect=1;
28 static int __initdata raid_autopart;
36 } md_setup_args[256] __initdata;
38 static int md_setup_ents __initdata; variable
/drivers/clk/
Dclk-asm9260.c235 static struct clk_parent_data __initdata main_mux_p[] = { { .index = 0, }, { .name = "pll" } };
236 static struct clk_parent_data __initdata i2s0_mux_p[] = { { .index = 0, }, { .name = "pll" }, { .…
237 static struct clk_parent_data __initdata i2s1_mux_p[] = { { .index = 0, }, { .name = "pll" }, { .…
238 static struct clk_parent_data __initdata clkout_mux_p[] = { { .index = 0, }, { .name = "pll" }, { .…
241 static struct asm9260_mux_clock asm9260_mux_clks[] __initdata = {
/drivers/platform/x86/
Dfujitsu-tablet.c43 static unsigned short keymap_Lifebook_Tseries[KEYMAP_LEN] __initdata = {
62 static unsigned short keymap_Lifebook_T901[KEYMAP_LEN] __initdata = {
81 static unsigned short keymap_Lifebook_T902[KEYMAP_LEN] __initdata = {
100 static unsigned short keymap_Lifebook_U810[KEYMAP_LEN] __initdata = {
119 static unsigned short keymap_Stylistic_Tseries[KEYMAP_LEN] __initdata = {
138 static unsigned short keymap_Stylistic_ST5xxx[KEYMAP_LEN] __initdata = {
/drivers/clk/pxa/
Dclk-pxa3xx.c140 static struct desc_clk_cken pxa3xx_clocks[] __initdata = {
171 static struct desc_clk_cken pxa300_310_clocks[] __initdata = {
178 static struct desc_clk_cken pxa320_clocks[] __initdata = {
184 static struct desc_clk_cken pxa93x_clocks[] __initdata = {
306 static struct dummy_clk dummy_clks[] __initdata = {

12345678