Home
last modified time | relevance | path

Searched refs:ahb_clk (Results 1 – 20 of 20) sorted by relevance

/drivers/hwspinlock/
Dsun6i_hwspinlock.c32 struct clk *ahb_clk; member
87 clk_disable_unprepare(priv->ahb_clk); in sun6i_hwspinlock_disable()
107 priv->ahb_clk = devm_clk_get(&pdev->dev, "ahb"); in sun6i_hwspinlock_probe()
108 if (IS_ERR(priv->ahb_clk)) { in sun6i_hwspinlock_probe()
109 err = PTR_ERR(priv->ahb_clk); in sun6i_hwspinlock_probe()
125 err = clk_prepare_enable(priv->ahb_clk); in sun6i_hwspinlock_probe()
186 clk_disable_unprepare(priv->ahb_clk); in sun6i_hwspinlock_probe()
/drivers/spi/
Dspi-rb4xx.c137 struct clk *ahb_clk; in rb4xx_spi_probe() local
150 ahb_clk = devm_clk_get(&pdev->dev, "ahb"); in rb4xx_spi_probe()
151 if (IS_ERR(ahb_clk)) in rb4xx_spi_probe()
152 return PTR_ERR(ahb_clk); in rb4xx_spi_probe()
165 rbspi->clk = ahb_clk; in rb4xx_spi_probe()
174 err = clk_prepare_enable(ahb_clk); in rb4xx_spi_probe()
/drivers/gpu/drm/msm/disp/mdp5/
Dmdp5_mdss.c21 struct clk *ahb_clk; member
138 clk_prepare_enable(mdp5_mdss->ahb_clk); in mdp5_mdss_enable()
156 clk_disable_unprepare(mdp5_mdss->ahb_clk); in mdp5_mdss_disable()
166 mdp5_mdss->ahb_clk = msm_clk_get(pdev, "iface"); in msm_mdss_get_clocks()
167 if (IS_ERR(mdp5_mdss->ahb_clk)) in msm_mdss_get_clocks()
168 mdp5_mdss->ahb_clk = NULL; in msm_mdss_get_clocks()
Dmdp5_kms.c302 clk_disable_unprepare(mdp5_kms->ahb_clk); in mdp5_disable()
317 clk_prepare_enable(mdp5_kms->ahb_clk); in mdp5_enable()
861 ret = get_clk(pdev, &mdp5_kms->ahb_clk, "iface", true); in mdp5_init()
Dmdp5_kms.h53 struct clk *ahb_clk; member
/drivers/staging/media/sunxi/cedrus/
Dcedrus_hw.c152 clk_disable_unprepare(dev->ahb_clk); in cedrus_hw_suspend()
171 ret = clk_prepare_enable(dev->ahb_clk); in cedrus_hw_resume()
197 clk_disable_unprepare(dev->ahb_clk); in cedrus_hw_resume()
241 dev->ahb_clk = devm_clk_get(dev->dev, "ahb"); in cedrus_hw_probe()
242 if (IS_ERR(dev->ahb_clk)) { in cedrus_hw_probe()
245 ret = PTR_ERR(dev->ahb_clk); in cedrus_hw_probe()
Dcedrus.h189 struct clk *ahb_clk; member
/drivers/gpu/drm/msm/edp/
Dedp_ctrl.c66 struct clk *ahb_clk; member
163 ctrl->ahb_clk = msm_clk_get(pdev, "iface"); in edp_clk_init()
164 if (IS_ERR(ctrl->ahb_clk)) { in edp_clk_init()
165 ret = PTR_ERR(ctrl->ahb_clk); in edp_clk_init()
167 ctrl->ahb_clk = NULL; in edp_clk_init()
198 ret = clk_prepare_enable(ctrl->ahb_clk); in edp_clk_enable()
272 clk_disable_unprepare(ctrl->ahb_clk); in edp_clk_enable()
288 clk_disable_unprepare(ctrl->ahb_clk); in edp_clk_disable()
/drivers/clk/sunxi-ng/
Dccu-suniv-f1c100s.c117 static struct ccu_div ahb_clk = { variable
320 &ahb_clk.common,
411 [CLK_AHB] = &ahb_clk.common.hw,
Dccu-sun5i.c203 static struct ccu_div ahb_clk = { variable
522 &ahb_clk.common,
650 [CLK_AHB] = &ahb_clk.common.hw,
789 [CLK_AHB] = &ahb_clk.common.hw,
895 [CLK_AHB] = &ahb_clk.common.hw,
/drivers/mtd/nand/raw/
Drockchip-nand-controller.c172 struct clk *ahb_clk; member
432 rate = clk_get_rate(nfc->ahb_clk); in rk_nfc_setup_interface()
920 ret = clk_prepare_enable(nfc->ahb_clk); in rk_nfc_enable_clks()
935 clk_disable_unprepare(nfc->ahb_clk); in rk_nfc_disable_clks()
1398 nfc->ahb_clk = devm_clk_get(dev, "ahb"); in rk_nfc_probe()
1399 if (IS_ERR(nfc->ahb_clk)) { in rk_nfc_probe()
1401 ret = PTR_ERR(nfc->ahb_clk); in rk_nfc_probe()
Dsunxi_nand.c245 struct clk *ahb_clk; member
2137 nfc->ahb_clk = devm_clk_get(dev, "ahb"); in sunxi_nfc_probe()
2138 if (IS_ERR(nfc->ahb_clk)) { in sunxi_nfc_probe()
2140 return PTR_ERR(nfc->ahb_clk); in sunxi_nfc_probe()
2143 ret = clk_prepare_enable(nfc->ahb_clk); in sunxi_nfc_probe()
2209 clk_disable_unprepare(nfc->ahb_clk); in sunxi_nfc_probe()
2225 clk_disable_unprepare(nfc->ahb_clk); in sunxi_nfc_remove()
/drivers/ata/
Dahci_imx.c96 struct clk *ahb_clk; member
1079 imxpriv->ahb_clk = devm_clk_get(dev, "ahb"); in imx_ahci_probe()
1080 if (IS_ERR(imxpriv->ahb_clk)) { in imx_ahci_probe()
1082 return PTR_ERR(imxpriv->ahb_clk); in imx_ahci_probe()
1161 reg_val = clk_get_rate(imxpriv->ahb_clk) / 1000; in imx_ahci_probe()
/drivers/pci/controller/dwc/
Dpcie-qcom.c157 struct clk *ahb_clk; member
994 res->ahb_clk = devm_clk_get(dev, "ahb"); in qcom_pcie_get_resources_2_3_3()
995 if (IS_ERR(res->ahb_clk)) in qcom_pcie_get_resources_2_3_3()
996 return PTR_ERR(res->ahb_clk); in qcom_pcie_get_resources_2_3_3()
1018 clk_disable_unprepare(res->ahb_clk); in qcom_pcie_deinit_2_3_3()
1072 ret = clk_prepare_enable(res->ahb_clk); in qcom_pcie_init_2_3_3()
1087 clk_disable_unprepare(res->ahb_clk); in qcom_pcie_init_2_3_3()
/drivers/clk/actions/
Dowl-s500.c218 static OWL_COMP_FIXED_FACTOR(ahb_clk, "ahb_clk", "h_clk",
442 &ahb_clk.common,
512 [CLK_AHB] = &ahb_clk.common.hw,
Dowl-s900.c162 static OWL_DIVIDER(ahb_clk, "ahb_clk", "noc_clk_div", CMU_BUSCLK, 4, 1, NULL, 0, 0);
515 &ahb_clk.common,
608 [CLK_AHB] = &ahb_clk.common.hw,
/drivers/gpu/drm/msm/dsi/phy/
Ddsi_phy.c595 ret = clk_prepare_enable(phy->ahb_clk); in dsi_phy_enable_resource()
606 clk_disable_unprepare(phy->ahb_clk); in dsi_phy_disable_resource()
748 phy->ahb_clk = msm_clk_get(pdev, "iface"); in dsi_phy_driver_probe()
749 if (IS_ERR(phy->ahb_clk)) { in dsi_phy_driver_probe()
751 ret = PTR_ERR(phy->ahb_clk); in dsi_phy_driver_probe()
Ddsi_phy.h96 struct clk *ahb_clk; member
/drivers/gpu/drm/msm/dsi/
Ddsi_host.c210 struct clk *ahb_clk; in dsi_get_config() local
214 ahb_clk = msm_clk_get(msm_host->pdev, "iface"); in dsi_get_config()
215 if (IS_ERR(ahb_clk)) { in dsi_get_config()
222 ret = clk_prepare_enable(ahb_clk); in dsi_get_config()
239 clk_disable_unprepare(ahb_clk); in dsi_get_config()
/drivers/pinctrl/tegra/
Dpinctrl-tegra20.c1898 FUNCTION(ahb_clk),