| /drivers/input/touchscreen/ |
| D | mc13783_ts.c | 71 int cr0, cr1; in mc13783_ts_report_sample() local
83 cr0 = (priv->sample[2] >> 12) & 0xfff; in mc13783_ts_report_sample()
88 x0, x1, x2, y0, y1, y2, cr0, cr1); in mc13783_ts_report_sample()
93 cr0 = (cr0 + cr1) / 2; in mc13783_ts_report_sample()
95 if (!cr0 || !sample_tolerance || in mc13783_ts_report_sample()
99 if (cr0) { in mc13783_ts_report_sample()
104 x1, y1, 0x1000 - cr0); in mc13783_ts_report_sample()
111 cr0 ? 0x1000 - cr0 : cr0); in mc13783_ts_report_sample()
112 input_report_key(idev, BTN_TOUCH, cr0); in mc13783_ts_report_sample()
|
| /drivers/spi/ |
| D | spi-dw-core.c | 28 u32 cr0; member
272 u32 cr0 = 0; in dw_spi_prepare_cr0() local
276 cr0 |= SSI_MOTO_SPI << SPI_FRF_OFFSET; in dw_spi_prepare_cr0()
283 cr0 |= ((spi->mode & SPI_CPOL) ? 1 : 0) << SPI_SCOL_OFFSET; in dw_spi_prepare_cr0()
284 cr0 |= ((spi->mode & SPI_CPHA) ? 1 : 0) << SPI_SCPH_OFFSET; in dw_spi_prepare_cr0()
287 cr0 |= ((spi->mode & SPI_LOOP) ? 1 : 0) << SPI_SRL_OFFSET; in dw_spi_prepare_cr0()
290 cr0 |= SSI_MOTO_SPI << DWC_SSI_CTRLR0_FRF_OFFSET; in dw_spi_prepare_cr0()
297 cr0 |= ((spi->mode & SPI_CPOL) ? 1 : 0) << DWC_SSI_CTRLR0_SCPOL_OFFSET; in dw_spi_prepare_cr0()
298 cr0 |= ((spi->mode & SPI_CPHA) ? 1 : 0) << DWC_SSI_CTRLR0_SCPH_OFFSET; in dw_spi_prepare_cr0()
301 cr0 |= ((spi->mode & SPI_LOOP) ? 1 : 0) << DWC_SSI_CTRLR0_SRL_OFFSET; in dw_spi_prepare_cr0()
[all …]
|
| D | spi-rockchip.c | 524 u32 cr0 = CR0_FRF_SPI << CR0_FRF_OFFSET in rockchip_spi_config() local
532 cr0 |= CR0_OPM_SLAVE << CR0_OPM_OFFSET; in rockchip_spi_config()
535 cr0 |= rs->rsd << CR0_RSD_OFFSET; in rockchip_spi_config()
536 cr0 |= (spi->mode & 0x3U) << CR0_SCPH_OFFSET; in rockchip_spi_config()
538 cr0 |= CR0_FBM_LSB << CR0_FBM_OFFSET; in rockchip_spi_config()
540 cr0 |= BIT(spi->chip_select) << CR0_SOI_OFFSET; in rockchip_spi_config()
543 cr0 |= CR0_XFM_TR << CR0_XFM_OFFSET; in rockchip_spi_config()
545 cr0 |= CR0_XFM_RO << CR0_XFM_OFFSET; in rockchip_spi_config()
547 cr0 |= CR0_XFM_TO << CR0_XFM_OFFSET; in rockchip_spi_config()
551 cr0 |= CR0_DFS_4BIT << CR0_DFS_OFFSET; in rockchip_spi_config()
[all …]
|
| D | spi-ep93xx.c | 154 u16 cr0; in ep93xx_spi_chip_setup() local
162 cr0 = div_scr << SSPCR0_SCR_SHIFT; in ep93xx_spi_chip_setup()
164 cr0 |= SSPCR0_SPO; in ep93xx_spi_chip_setup()
166 cr0 |= SSPCR0_SPH; in ep93xx_spi_chip_setup()
167 cr0 |= dss; in ep93xx_spi_chip_setup()
171 dev_dbg(&master->dev, "setup: cr0 %#x\n", cr0); in ep93xx_spi_chip_setup()
174 writel(cr0, espi->mmio + SSPCR0); in ep93xx_spi_chip_setup()
|
| D | spi-pl022.c | 420 u32 cr0; member
557 writel(chip->cr0, SSP_CR0(pl022->virtbase)); in restore_state()
559 writew(chip->cr0, SSP_CR0(pl022->virtbase)); in restore_state()
1962 chip->cr0 = 0; in pl022_setup()
1995 SSP_WRITE_BITS(chip->cr0, chip_info->duplex, in pl022_setup()
1997 SSP_WRITE_BITS(chip->cr0, chip_info->ctrl_len, in pl022_setup()
1999 SSP_WRITE_BITS(chip->cr0, chip_info->iface, in pl022_setup()
2004 SSP_WRITE_BITS(chip->cr0, bits - 1, in pl022_setup()
2021 SSP_WRITE_BITS(chip->cr0, bits - 1, in pl022_setup()
2023 SSP_WRITE_BITS(chip->cr0, chip_info->iface, in pl022_setup()
[all …]
|
| D | spi-pxa2xx.c | 969 u32 cr0; in pxa2xx_spi_transfer_one() local
1070 cr0 = pxa2xx_configure_sscr0(drv_data, clk_div, bits); in pxa2xx_spi_transfer_one()
1074 / (1 + ((cr0 & SSCR0_SCR(0xfff)) >> 8)), in pxa2xx_spi_transfer_one()
1079 / (1 + ((cr0 & SSCR0_SCR(0x0ff)) >> 8)), in pxa2xx_spi_transfer_one()
1111 pxa2xx_spi_update(drv_data, SSCR0, GENMASK(31, 0), cr0); in pxa2xx_spi_transfer_one()
|
| /drivers/cpufreq/ |
| D | powernow-k6.c | 105 unsigned long cr0; in powernow_k6_set_cpu_multiplier() local
114 cr0 = read_cr0(); in powernow_k6_set_cpu_multiplier()
115 write_cr0(cr0 | X86_CR0_CD); in powernow_k6_set_cpu_multiplier()
129 write_cr0(cr0); in powernow_k6_set_cpu_multiplier()
|
| /drivers/s390/char/ |
| D | sclp_early_core.c | 32 union ctlreg0 cr0, cr0_new; in sclp_early_wait_irq() local
34 __ctl_store(cr0.val, 0, 0); in sclp_early_wait_irq()
35 cr0_new.val = cr0.val & ~CR0_IRQ_SUBCLASS_MASK; in sclp_early_wait_irq()
61 __ctl_load(cr0.val, 0, 0); in sclp_early_wait_irq()
|
| D | sclp.c | 715 unsigned long cr0, cr0_sync; in sclp_sync_wait() local
740 __ctl_store(cr0, 0, 0); in sclp_sync_wait()
741 cr0_sync = cr0 & ~CR0_IRQ_SUBCLASS_MASK; in sclp_sync_wait()
755 __ctl_load(cr0, 0, 0); in sclp_sync_wait()
|
| /drivers/crypto/ccp/ |
| D | ccp-dev-v3.c | 79 u32 cr0, cmd; in ccp_do_cmd() local
89 cr0 = (cmd_q->id << REQ0_CMD_Q_SHIFT) in ccp_do_cmd()
94 cr0 |= REQ0_STOP_ON_COMPLETE in ccp_do_cmd()
98 cr0 |= REQ0_INT_ON_COMPLETE; in ccp_do_cmd()
111 iowrite32(cr0, ccp->io_regs + CMD_REQ0); in ccp_do_cmd()
115 if (cr0 & REQ0_INT_ON_COMPLETE) { in ccp_do_cmd()
|
| /drivers/video/fbdev/ |
| D | sstfb.c | 970 u8 cr0, cc; in sst_set_pll_att_ti() local
978 cr0 = sst_dac_read(DACREG_RMR); /* 5 CR0 */ in sst_set_pll_att_ti()
985 sst_dac_write(DACREG_RMR, (cr0 & 0xf0) in sst_set_pll_att_ti()
1016 cr0 & ~DACREG_CR0_PWDOWN & ~DACREG_CR0_EN_INDEXED); in sst_set_pll_att_ti()
1061 u8 cr0; in sst_set_vidmod_att_ti() local
1069 cr0 = sst_dac_read(DACREG_RMR); in sst_set_vidmod_att_ti()
1079 sst_dac_write(DACREG_RMR, (cr0 & 0x0f) | DACREG_CR0_16BPP); in sst_set_vidmod_att_ti()
|
| /drivers/gpu/drm/mcde/ |
| D | mcde_display.c | 635 u32 cr0, cr1; in mcde_configure_fifo() local
640 cr0 = MCDE_CRA0; in mcde_configure_fifo()
645 cr0 = MCDE_CRB0; in mcde_configure_fifo()
699 writel(val, mcde->regs + cr0); in mcde_configure_fifo()
|
| /drivers/iommu/intel/ |
| D | pasid.c | 582 unsigned long cr0 = read_cr0(); in pasid_enable_wpe() local
585 if (unlikely(!(cr0 & X86_CR0_WP))) { in pasid_enable_wpe()
|