Home
last modified time | relevance | path

Searched refs:div_clks (Results 1 – 12 of 12) sorted by relevance

/drivers/clk/samsung/
Dclk-exynos5260.c134 .div_clks = aud_div_clks,
324 .div_clks = disp_div_clks,
390 .div_clks = egl_div_clks,
579 .div_clks = g2d_div_clks,
642 .div_clks = g3d_div_clks,
775 .div_clks = gscl_div_clks,
894 .div_clks = isp_div_clks,
960 .div_clks = kfc_div_clks,
1014 .div_clks = mfc_div_clks,
1163 .div_clks = mif_div_clks,
[all …]
Dclk-exynos3250.c326 static const struct samsung_div_clock div_clks[] __initconst = { variable
777 .div_clks = div_clks,
778 .nr_div_clks = ARRAY_SIZE(div_clks),
924 .div_clks = dmc_div_clks,
1066 .div_clks = isp_div_clks,
Dclk-exynos5-subcmu.h14 const struct samsung_div_clock *div_clks; member
Dclk-exynos7.c191 .div_clks = topc_div_clks,
383 .div_clks = top0_div_clks,
565 .div_clks = top1_div_clks,
1099 .div_clks = fsys1_div_clks,
1212 .div_clks = mscl_div_clks,
1301 .div_clks = aud_div_clks,
Dclk.c366 if (cmu->div_clks) in samsung_cmu_register_one()
367 samsung_clk_register_div(ctx, cmu->div_clks, cmu->nr_div_clks); in samsung_cmu_register_one()
Dclk-s5pv210.c477 static const struct samsung_div_clock div_clks[] __initconst = { variable
775 samsung_clk_register_div(ctx, div_clks, ARRAY_SIZE(div_clks)); in __s5pv210_clk_init()
Dclk-exynos5433.c793 .div_clks = top_div_clks,
876 .div_clks = cpif_div_clks,
1528 .div_clks = mif_div_clks,
1729 .div_clks = peric_div_clks,
2458 .div_clks = g2d_div_clks,
2882 .div_clks = disp_div_clks,
3054 .div_clks = aud_div_clks,
3188 .div_clks = bus##id##_div_clks, \
3339 .div_clks = g3d_div_clks,
4135 .div_clks = mscl_div_clks,
[all …]
Dclk-exynos5-subcmu.c109 samsung_clk_register_div(ctx, info->div_clks, info->nr_div_clks); in exynos5_subcmu_probe()
Dclk-exynos5420.c1327 .div_clks = exynos5x_disp_div_clks,
1337 .div_clks = exynos5x_gsc_div_clks,
1355 .div_clks = exynos5x_mfc_div_clks,
1365 .div_clks = exynos5x_mscl_div_clks,
Dclk-exynos5410.c259 .div_clks = exynos5410_div_clks,
Dclk.h291 const struct samsung_div_clock *div_clks; member
/drivers/clk/tegra/
Dclk-tegra-periph.c823 static struct tegra_periph_init_data div_clks[] = { variable
919 for (i = 0; i < ARRAY_SIZE(div_clks); i++) { in div_clk_init()
922 data = div_clks + i; in div_clk_init()