Home
last modified time | relevance | path

Searched refs:enable_shift (Results 1 – 14 of 14) sorted by relevance

/drivers/regulator/
Ds2mpa01.c94 unsigned int ramp_enable = 1, enable_shift = 0; in s2mpa01_set_ramp_delay() local
99 enable_shift = S2MPA01_BUCK1_RAMP_EN_SHIFT; in s2mpa01_set_ramp_delay()
113 enable_shift = S2MPA01_BUCK2_RAMP_EN_SHIFT; in s2mpa01_set_ramp_delay()
128 enable_shift = S2MPA01_BUCK3_RAMP_EN_SHIFT; in s2mpa01_set_ramp_delay()
139 enable_shift = S2MPA01_BUCK4_RAMP_EN_SHIFT; in s2mpa01_set_ramp_delay()
190 1 << enable_shift, 1 << enable_shift); in s2mpa01_set_ramp_delay()
204 1 << enable_shift, 0); in s2mpa01_set_ramp_delay()
Daat2870-regulator.c24 u8 enable_shift; member
139 ri->enable_shift = id - AAT2870_ID_LDOA; in aat2870_get_regulator()
140 ri->enable_mask = 0x1 << ri->enable_shift; in aat2870_get_regulator()
Ds2mps11.c114 unsigned int ramp_enable = 1, enable_shift = 0; in s2mps11_set_ramp_delay() local
128 enable_shift = S2MPS11_BUCK2_RAMP_EN_SHIFT; in s2mps11_set_ramp_delay()
139 enable_shift = S2MPS11_BUCK3_RAMP_EN_SHIFT; in s2mps11_set_ramp_delay()
154 enable_shift = S2MPS11_BUCK4_RAMP_EN_SHIFT; in s2mps11_set_ramp_delay()
173 enable_shift = S2MPS11_BUCK6_RAMP_EN_SHIFT; in s2mps11_set_ramp_delay()
211 1 << enable_shift, 1 << enable_shift); in s2mps11_set_ramp_delay()
225 1 << enable_shift, 0); in s2mps11_set_ramp_delay()
/drivers/mmc/host/
Ddw_mmc-k3.c222 u32 enable_shift = 0; in dw_mci_hs_set_timing() local
245 enable_shift = 1; in dw_mci_hs_set_timing()
257 mci_writel(host, ENABLE_SHIFT, enable_shift); in dw_mci_hs_set_timing()
/drivers/clk/bcm/
Dclk-iproc.h185 unsigned int enable_shift; member
Dclk-nsp.c36 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
Dclk-ns2.c38 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
Dclk-cygnus.c46 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
Dclk-iproc-pll.c594 val &= ~(1 << ctrl->enable.enable_shift); in iproc_clk_enable()
616 val |= 1 << ctrl->enable.enable_shift; in iproc_clk_disable()
Dclk-sr.c30 #define ENABLE_VAL(o, es, hs, bs) { .offset = o, .enable_shift = es, \
/drivers/gpu/drm/radeon/
Dkv_dpm.h67 u32 enable_shift; member
/drivers/gpu/drm/amd/pm/powerplay/
Dkv_dpm.h93 u32 enable_shift; member
Dkv_dpm.c401 data |= ((1 << local_cac_reg->enable_shift) &
/drivers/gpu/drm/omapdrm/dss/
Ddsi.c1496 u32 enable_mask, enable_shift; in dsi_omap4_mux_pads() local
1501 enable_shift = OMAP4_DSI1_LANEENABLE_SHIFT; in dsi_omap4_mux_pads()
1506 enable_shift = OMAP4_DSI2_LANEENABLE_SHIFT; in dsi_omap4_mux_pads()
1515 (lanes << enable_shift) | (lanes << pipd_shift)); in dsi_omap4_mux_pads()
1528 u32 enable_shift; in dsi_omap5_mux_pads() local
1531 enable_shift = OMAP5_DSI1_LANEENABLE_SHIFT; in dsi_omap5_mux_pads()
1533 enable_shift = OMAP5_DSI2_LANEENABLE_SHIFT; in dsi_omap5_mux_pads()
1538 OMAP5_DSI_LANEENABLE_MASK << enable_shift, in dsi_omap5_mux_pads()
1539 lanes << enable_shift); in dsi_omap5_mux_pads()