| /drivers/sh/intc/ |
| D | handle.c | 19 intc_enum enum_id) in intc_grp_id() argument
24 for (i = 0; g && enum_id && i < desc->hw.nr_groups; i++) { in intc_grp_id()
28 if (g->enum_ids[j] != enum_id) in intc_grp_id()
31 return g->enum_id; in intc_grp_id()
40 intc_enum enum_id, in _intc_mask_data() argument
48 while (mr && enum_id && *reg_idx < desc->hw.nr_mask_regs) { in _intc_mask_data()
52 if (mr->enum_ids[*fld_idx] != enum_id) in _intc_mask_data()
90 intc_enum enum_id, int do_grps) in intc_get_mask_handle() argument
96 ret = _intc_mask_data(desc, d, enum_id, &i, &j); in intc_get_mask_handle()
101 return intc_get_mask_handle(desc, d, intc_grp_id(desc, enum_id), 0); in intc_get_mask_handle()
[all …]
|
| D | core.c | 75 intc_enum enum_id, in intc_register_irq() argument
84 radix_tree_insert(&d->tree, enum_id, intc_irq_xlate_get(irq)); in intc_register_irq()
95 data[0] = intc_get_mask_handle(desc, d, enum_id, 0); in intc_register_irq()
96 data[1] = intc_get_prio_handle(desc, d, enum_id, 0); in intc_register_irq()
106 data[0] = data[0] ? data[0] : intc_get_mask_handle(desc, d, enum_id, 1); in intc_register_irq()
107 data[1] = data[1] ? data[1] : intc_get_prio_handle(desc, d, enum_id, 1); in intc_register_irq()
148 data[0] = intc_get_sense_handle(desc, d, enum_id); in intc_register_irq()
158 intc_set_ack_handle(irq, desc, d, enum_id); in intc_register_irq()
159 intc_set_dist_handle(irq, desc, d, enum_id); in intc_register_irq()
330 if (!vect->enum_id) in register_intc_controller()
[all …]
|
| D | virq.c | 40 intc_irq_xlate[irq].enum_id = id; in intc_irq_xlate_set()
50 int intc_irq_lookup(const char *chipname, intc_enum enum_id) in intc_irq_lookup() argument
68 tagged = radix_tree_tag_get(&d->tree, enum_id, in intc_irq_lookup()
73 ptr = radix_tree_lookup(&d->tree, enum_id); in intc_irq_lookup()
176 entry->enum_id = subgroup->enum_ids[i]; in intc_subgroup_init_one()
179 err = radix_tree_insert(&d->tree, entry->enum_id, entry); in intc_subgroup_init_one()
183 radix_tree_tag_set(&d->tree, entry->enum_id, in intc_subgroup_init_one()
236 intc_irq_xlate_set(irq, entry->enum_id, d); in intc_subgroup_map()
253 radix_tree_tag_clear(&d->tree, entry->enum_id, in intc_subgroup_map()
|
| D | internals.h | 44 intc_enum enum_id; member
50 intc_enum enum_id; member
172 intc_enum enum_id, int do_grps);
175 intc_enum enum_id, int do_grps);
178 intc_enum enum_id);
183 intc_enum enum_id, int enable);
|
| D | balancing.c | 42 intc_enum enum_id) in intc_dist_data() argument
48 for (i = 0; mr && enum_id && i < desc->hw.nr_mask_regs; i++) { in intc_dist_data()
59 if (mr->enum_ids[j] != enum_id) in intc_dist_data()
|
| D | virq-debugfs.c | 33 seq_printf(m, "0x%05x ", entry->enum_id); in intc_irq_xlate_show()
|
| /drivers/gpu/drm/amd/display/include/ |
| D | grph_object_id.h | 222 uint32_t enum_id:4; member
231 enum object_enum_id enum_id, in dal_graphics_object_id_init() argument
235 id, enum_id, type, 0 in dal_graphics_object_id_init()
245 return id.id + (id.enum_id << 0x8) + (id.type << 0xc); in dal_graphics_object_id_to_uint()
300 if ((id_1.id == id_2.id) && (id_1.enum_id == id_2.enum_id) && in dal_graphics_object_id_equal()
|
| D | grph_object_ctrl_defs.h | 67 uint32_t enum_id:16; /* 1 based enum */ member
|
| /drivers/pinctrl/renesas/ |
| D | core.c | 128 static int sh_pfc_enum_in_range(u16 enum_id, const struct pinmux_range *r) in sh_pfc_enum_in_range() argument
130 if (enum_id < r->begin) in sh_pfc_enum_in_range()
133 if (enum_id > r->end) in sh_pfc_enum_in_range()
245 static int sh_pfc_get_config_reg(struct sh_pfc *pfc, u16 enum_id, in sh_pfc_get_config_reg() argument
275 if (config_reg->enum_ids[pos + n] == enum_id) { in sh_pfc_get_config_reg()
343 u16 enum_id; in sh_pfc_config_mux() local
348 pos = sh_pfc_mark_to_enum(pfc, mark, pos, &enum_id); in sh_pfc_config_mux()
352 if (!enum_id) in sh_pfc_config_mux()
359 in_range = sh_pfc_enum_in_range(enum_id, &pfc->info->function); in sh_pfc_config_mux()
370 in_range = sh_pfc_enum_in_range(enum_id, range); in sh_pfc_config_mux()
[all …]
|
| D | gpio.c | 84 if (dreg->enum_ids[bit] == pin->enum_id) { in gpio_setup_data_reg()
118 if (pfc->info->pins[i].enum_id == 0) in gpio_setup_data_regs()
136 if (idx < 0 || pfc->info->pins[idx].enum_id == 0) in gpio_pin_request()
256 unsigned int mark = pfc->info->func_gpios[offset].enum_id; in gpio_function_request()
|
| D | sh_pfc.h | 49 u16 enum_id; member
120 u16 enum_id; member
631 .enum_id = _name##_DATA, \
687 .enum_id = _pin##_DATA, \
695 .enum_id = PORT##_pin##_DATA, \
729 .enum_id = data_or_mark, \
|
| D | pinctrl.c | 406 ret = sh_pfc_config_mux(pfc, pin->enum_id, PINMUX_TYPE_GPIO); in sh_pfc_gpio_request_enable()
463 ret = sh_pfc_config_mux(pfc, pin->enum_id, new_type); in sh_pfc_gpio_set_direction()
|
| /drivers/gpu/drm/amd/display/dc/bios/ |
| D | bios_parser_common.c | 269 enum object_enum_id enum_id; in object_id_from_bios_object_id() local
277 enum_id = enum_id_from_bios_object_id(bios_object_id); in object_id_from_bios_object_id()
279 if (ENUM_ID_UNKNOWN == enum_id) in object_id_from_bios_object_id()
283 id_from_bios_object_id(type, bios_object_id), enum_id, type); in object_id_from_bios_object_id()
|
| D | bios_parser.c | 1914 if (id.enum_id == ENUM_ID_UNKNOWN) in dal_graphics_object_id_is_valid()
1918 if (id.id == 0 || id.enum_id == ENUM_ID_UNKNOWN) in dal_graphics_object_id_is_valid()
1942 if (id1.id == id2.id && id1.enum_id == id2.enum_id in dal_graphics_object_id_is_equal()
2029 result_device_id.enum_id = 1; in device_type_from_device_id()
2034 result_device_id.enum_id = 2; in device_type_from_device_id()
2039 result_device_id.enum_id = 1; in device_type_from_device_id()
2044 result_device_id.enum_id = 2; in device_type_from_device_id()
2049 result_device_id.enum_id = 1; in device_type_from_device_id()
2054 result_device_id.enum_id = 2; in device_type_from_device_id()
2059 result_device_id.enum_id = 3; in device_type_from_device_id()
[all …]
|
| D | bios_parser2.c | 221 object_id.enum_id == in bios_parser_get_src_obj()
222 obj_id.enum_id) { in bios_parser_get_src_obj()
237 object_id.enum_id == obj_id.enum_id) { in bios_parser_get_src_obj()
267 && id.enum_id == obj_id.enum_id) in get_bios_object()
280 && id.enum_id == obj_id.enum_id) in get_bios_object()
572 result_device_id.enum_id = 1; in device_type_from_device_id()
577 result_device_id.enum_id = 2; in device_type_from_device_id()
582 result_device_id.enum_id = 1; in device_type_from_device_id()
587 result_device_id.enum_id = 2; in device_type_from_device_id()
592 result_device_id.enum_id = 3; in device_type_from_device_id()
[all …]
|
| D | command_table.c | 2250 cntl_params->ucConfig = (uint8_t)((encoder.enum_id - 1) << 4); in external_encoder_control_v3()
|
| /drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_link_enc_cfg.c | 289 assignment.ep_id.link_id.enum_id == ep_id.link_id.enum_id && in link_enc_cfg_get_link_enc_used_by_link()
|
| D | dc_link.c | 1321 switch (encoder.enum_id) { in translate_encoder_to_transmitter()
1331 switch (encoder.enum_id) { in translate_encoder_to_transmitter()
1341 switch (encoder.enum_id) { in translate_encoder_to_transmitter()
1351 switch (encoder.enum_id) { in translate_encoder_to_transmitter()
1359 switch (encoder.enum_id) { in translate_encoder_to_transmitter()
1367 switch (encoder.enum_id) { in translate_encoder_to_transmitter()
1585 DC_LOG_DC("BIOS object table - device_tag.dev_id.enum_id: %d", link->device_tag.dev_id.enum_id); in dc_link_construct()
1597 if (path->device_connector_id.enum_id == link->link_id.enum_id && in dc_link_construct()
|
| D | dc.c | 250 link->link_id.enum_id = ENUM_ID_1; in create_links()
267 enc_init.encoder.enum_id = ENUM_ID_1; in create_links()
|
| /drivers/gpu/drm/amd/amdgpu/ |
| D | amdgpu_atombios.c | 419 int enum_id; in amdgpu_atombios_get_connector_info_from_object_table() local
422 for (enum_id = 0; enum_id < (*num_dst_objs); enum_id++) { in amdgpu_atombios_get_connector_info_from_object_table()
424 le16_to_cpu(dst_objs[enum_id])) in amdgpu_atombios_get_connector_info_from_object_table()
451 router.ddc_mux_state = ddc_path->ucMuxState[enum_id]; in amdgpu_atombios_get_connector_info_from_object_table()
459 router.cd_mux_state = cd_path->ucMuxState[enum_id]; in amdgpu_atombios_get_connector_info_from_object_table()
|
| /drivers/gpu/drm/amd/display/dc/dcn20/ |
| D | dcn20_link_encoder.c | 178 enable ? "Enabling" : "Disabling", enc->id.enum_id); in enc2_fec_set_enable()
|
| /drivers/gpu/drm/radeon/ |
| D | radeon_atombios.c | 696 int enum_id; in radeon_get_atom_connector_info_from_object_table() local
699 for (enum_id = 0; enum_id < (*num_dst_objs); enum_id++) { in radeon_get_atom_connector_info_from_object_table()
701 le16_to_cpu(dst_objs[enum_id])) in radeon_get_atom_connector_info_from_object_table()
728 router.ddc_mux_state = ddc_path->ucMuxState[enum_id]; in radeon_get_atom_connector_info_from_object_table()
736 router.cd_mux_state = cd_path->ucMuxState[enum_id]; in radeon_get_atom_connector_info_from_object_table()
|
| /drivers/infiniband/core/ |
| D | uverbs_ioctl.c | 261 e->ptr_attr.enum_id = uattr->attr_data.enum_data.elem_id; in uverbs_process_attr()
|
| /drivers/gpu/drm/amd/display/dc/dcn303/ |
| D | dcn303_resource.c | 1691 ddc_init_data.id.enum_id = 0; in dcn303_resource_construct()
|
| /drivers/gpu/drm/amd/display/dc/dcn30/ |
| D | dcn30_resource.c | 2881 ddc_init_data.id.enum_id = 0; in dcn30_resource_construct()
|