Home
last modified time | relevance | path

Searched refs:first_vlan_qualifier (Results 1 – 4 of 4) sorted by relevance

/drivers/net/ethernet/mellanox/mlx5/core/steering/
Dmlx5_ifc_dr_ste_v1.h178 u8 first_vlan_qualifier[0x2]; member
212 u8 first_vlan_qualifier[0x2]; member
247 u8 first_vlan_qualifier[0x2]; member
296 u8 first_vlan_qualifier[0x2]; member
Dmlx5_ifc_dr.h167 u8 first_vlan_qualifier[0x2]; member
200 u8 first_vlan_qualifier[0x2]; member
233 u8 first_vlan_qualifier[0x2]; member
292 u8 first_vlan_qualifier[0x2]; member
Ddr_ste_v0.c724 MLX5_SET(ste_eth_l2_src_dst, bit_mask, first_vlan_qualifier, -1); in dr_ste_v0_build_eth_l2_src_dst_bit_mask()
727 MLX5_SET(ste_eth_l2_src_dst, bit_mask, first_vlan_qualifier, -1); in dr_ste_v0_build_eth_l2_src_dst_bit_mask()
768 MLX5_SET(ste_eth_l2_src_dst, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v0_build_eth_l2_src_dst_tag()
771 MLX5_SET(ste_eth_l2_src_dst, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v0_build_eth_l2_src_dst_tag()
892 MLX5_SET(ste_eth_l2_src, bit_mask, first_vlan_qualifier, -1); in dr_ste_v0_build_eth_l2_src_or_dst_bit_mask()
954 MLX5_SET(ste_eth_l2_src, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v0_build_eth_l2_src_or_dst_tag()
957 MLX5_SET(ste_eth_l2_src, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v0_build_eth_l2_src_or_dst_tag()
1084 MLX5_SET(ste_eth_l2_tnl, bit_mask, first_vlan_qualifier, -1); in dr_ste_v0_build_eth_l2_tnl_bit_mask()
1113 MLX5_SET(ste_eth_l2_tnl, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v0_build_eth_l2_tnl_tag()
1116 MLX5_SET(ste_eth_l2_tnl, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v0_build_eth_l2_tnl_tag()
Ddr_ste_v1.c933 MLX5_SET(ste_eth_l2_src_dst_v1, bit_mask, first_vlan_qualifier, -1); in dr_ste_v1_build_eth_l2_src_dst_bit_mask()
936 MLX5_SET(ste_eth_l2_src_dst_v1, bit_mask, first_vlan_qualifier, -1); in dr_ste_v1_build_eth_l2_src_dst_bit_mask()
968 MLX5_SET(ste_eth_l2_src_dst_v1, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v1_build_eth_l2_src_dst_tag()
971 MLX5_SET(ste_eth_l2_src_dst_v1, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v1_build_eth_l2_src_dst_tag()
1084 MLX5_SET(ste_eth_l2_src_v1, bit_mask, first_vlan_qualifier, -1); in dr_ste_v1_build_eth_l2_src_or_dst_bit_mask()
1143 MLX5_SET(ste_eth_l2_src_v1, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v1_build_eth_l2_src_or_dst_tag()
1146 MLX5_SET(ste_eth_l2_src_v1, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v1_build_eth_l2_src_or_dst_tag()
1266 MLX5_SET(ste_eth_l2_tnl_v1, bit_mask, first_vlan_qualifier, -1); in dr_ste_v1_build_eth_l2_tnl_bit_mask()
1294 MLX5_SET(ste_eth_l2_tnl_v1, tag, first_vlan_qualifier, DR_STE_CVLAN); in dr_ste_v1_build_eth_l2_tnl_tag()
1297 MLX5_SET(ste_eth_l2_tnl_v1, tag, first_vlan_qualifier, DR_STE_SVLAN); in dr_ste_v1_build_eth_l2_tnl_tag()