Home
last modified time | relevance | path

Searched refs:formatted_ste (Results 1 – 4 of 4) sorted by relevance

/drivers/net/ethernet/mellanox/mlx5/core/steering/
Ddr_ste.c385 u8 *formatted_ste, in mlx5dr_ste_set_formatted_ste() argument
391 ste_ctx->ste_init(formatted_ste, htbl->lu_type, is_rx, gvmi); in mlx5dr_ste_set_formatted_ste()
392 ste.hw_ste = formatted_ste; in mlx5dr_ste_set_formatted_ste()
406 u8 formatted_ste[DR_STE_SIZE] = {}; in mlx5dr_ste_htbl_init_and_postsend() local
412 formatted_ste, in mlx5dr_ste_htbl_init_and_postsend()
415 return mlx5dr_send_postsend_formatted_htbl(dmn, htbl, formatted_ste, update_hw_ste); in mlx5dr_ste_htbl_init_and_postsend()
Ddr_rule.c382 u8 formatted_ste[DR_STE_SIZE] = {}; in dr_rule_rehash_htbl() local
411 formatted_ste, in dr_rule_rehash_htbl()
424 if (mlx5dr_send_postsend_htbl(dmn, new_htbl, formatted_ste, in dr_rule_rehash_htbl()
Ddr_send.c463 u8 *formatted_ste, u8 *mask) in mlx5dr_send_postsend_htbl() argument
478 mlx5dr_ste_prepare_for_postsend(dmn->ste_ctx, formatted_ste, DR_STE_SIZE); in mlx5dr_send_postsend_htbl()
494 formatted_ste, DR_STE_SIZE); in mlx5dr_send_postsend_htbl()
Ddr_types.h1249 u8 *formatted_ste,
1327 u8 *formatted_ste, u8 *mask);