Home
last modified time | relevance | path

Searched refs:fsr (Results 1 – 20 of 20) sorted by relevance

/drivers/iommu/
Dmsm_iommu.c568 unsigned int fsr = GET_FSR(base, ctx); in print_ctx_regs() local
571 pr_err("FSR = %08x [%s%s%s%s%s%s%s%s%s%s]\n", fsr, in print_ctx_regs()
572 (fsr & 0x02) ? "TF " : "", in print_ctx_regs()
573 (fsr & 0x04) ? "AFF " : "", in print_ctx_regs()
574 (fsr & 0x08) ? "APF " : "", in print_ctx_regs()
575 (fsr & 0x10) ? "TLBMF " : "", in print_ctx_regs()
576 (fsr & 0x20) ? "HTWDEEF " : "", in print_ctx_regs()
577 (fsr & 0x40) ? "HTWSEEF " : "", in print_ctx_regs()
578 (fsr & 0x80) ? "MHF " : "", in print_ctx_regs()
579 (fsr & 0x10000) ? "SL " : "", in print_ctx_regs()
[all …]
/drivers/i2c/busses/
Di2c-sh7760.c117 unsigned long msr, fsr, fier, len; in sh7760_i2c_irq() local
120 fsr = IN32(id, I2CFSR); in sh7760_i2c_irq()
147 fsr = 0; in sh7760_i2c_irq()
163 if (fsr & FSR_RDF) { in sh7760_i2c_irq()
178 fsr &= ~FSR_RDF; in sh7760_i2c_irq()
195 if ((fsr & FSR_TEND) && (msg->len < 1)) { in sh7760_i2c_irq()
204 fsr &= ~FSR_TEND; in sh7760_i2c_irq()
207 if (fsr & FSR_TDFE) { in sh7760_i2c_irq()
232 OUT32(id, I2CFSR, ~fsr); in sh7760_i2c_irq()
/drivers/iommu/arm/arm-smmu/
Darm-smmu-nvidia.c197 u32 fsr, fsynr, cbfrsynra; in nvidia_smmu_context_fault_bank() local
202 fsr = readl_relaxed(cb_base + ARM_SMMU_CB_FSR); in nvidia_smmu_context_fault_bank()
203 if (!(fsr & ARM_SMMU_FSR_FAULT)) in nvidia_smmu_context_fault_bank()
212 fsr, iova, fsynr, cbfrsynra, idx); in nvidia_smmu_context_fault_bank()
214 writel_relaxed(fsr, cb_base + ARM_SMMU_CB_FSR); in nvidia_smmu_context_fault_bank()
Dqcom_iommu.c202 u32 fsr, fsynr; in qcom_iommu_fault() local
205 fsr = iommu_readl(ctx, ARM_SMMU_CB_FSR); in qcom_iommu_fault()
207 if (!(fsr & ARM_SMMU_FSR_FAULT)) in qcom_iommu_fault()
217 fsr, iova, fsynr, ctx->asid); in qcom_iommu_fault()
220 iommu_writel(ctx, ARM_SMMU_CB_FSR, fsr); in qcom_iommu_fault()
Darm-smmu.c411 u32 fsr, fsynr, cbfrsynra; in arm_smmu_context_fault() local
419 fsr = arm_smmu_cb_read(smmu, idx, ARM_SMMU_CB_FSR); in arm_smmu_context_fault()
420 if (!(fsr & ARM_SMMU_FSR_FAULT)) in arm_smmu_context_fault()
433 fsr, iova, fsynr, cbfrsynra, idx); in arm_smmu_context_fault()
435 arm_smmu_cb_write(smmu, idx, ARM_SMMU_CB_FSR, fsr); in arm_smmu_context_fault()
Darm-smmu-qcom.c49 info->fsr = arm_smmu_cb_read(smmu, cfg->cbndx, ARM_SMMU_CB_FSR); in qcom_adreno_smmu_get_fault_info()
/drivers/mmc/host/
Dwbsd.c404 int i, idx, fsr, fifo; in wbsd_empty_fifo() local
419 while (!((fsr = inb(host->base + WBSD_FSR)) & WBSD_FIFO_EMPTY)) { in wbsd_empty_fifo()
424 if (fsr & WBSD_FIFO_FULL) in wbsd_empty_fifo()
426 else if (fsr & WBSD_FIFO_FUTHRE) in wbsd_empty_fifo()
469 int i, idx, fsr, fifo; in wbsd_fill_fifo() local
485 while (!((fsr = inb(host->base + WBSD_FSR)) & WBSD_FIFO_FULL)) { in wbsd_fill_fifo()
490 if (fsr & WBSD_FIFO_EMPTY) in wbsd_fill_fifo()
492 else if (fsr & WBSD_FIFO_EMTHRE) in wbsd_fill_fifo()
/drivers/video/console/
Dvgacon.c997 unsigned char ovr, vde, fsr; in vgacon_adjust_height() local
1017 fsr = inb_p(vga_video_port_val); in vgacon_adjust_height()
1023 fsr = (fsr & 0xe0) + (fontheight - 1); /* Font size register */ in vgacon_adjust_height()
1029 outb_p(fsr, vga_video_port_val); in vgacon_adjust_height()
/drivers/usb/misc/sisusbvga/
Dsisusb_con.c1135 unsigned char ovr, vde, fsr; in sisusbcon_do_font_op() local
1158 sisusb_getidxreg(sisusb, SISCR, 0x09, &fsr); in sisusbcon_do_font_op()
1159 fsr = (fsr & 0xe0) | (fh - 1); in sisusbcon_do_font_op()
1160 sisusb_setidxreg(sisusb, SISCR, 0x09, fsr); in sisusbcon_do_font_op()
/drivers/mtd/nand/raw/
Ddavinci_nand.c322 u32 fsr = davinci_nand_readl(info, NANDFSR_OFFSET); in nand_davinci_correct_4bit() local
324 switch ((fsr >> 8) & 0x0f) { in nand_davinci_correct_4bit()
333 num_errors = 1 + ((fsr >> 16) & 0x03); in nand_davinci_correct_4bit()
/drivers/iio/imu/inv_mpu6050/
Dinv_mpu_core.c105 .fsr = INV_MPU6050_FSR_2000DPS,
122 .fsr = INV_MPU6050_FSR_2000DPS,
507 result = inv_mpu6050_set_gyro_fsr(st, st->chip_config.fsr); in inv_mpu6050_init_config()
695 *val2 = gyro_scale_6050[st->chip_config.fsr]; in inv_mpu6050_read_raw()
760 st->chip_config.fsr = i; in inv_mpu6050_write_gyro_scale()
Dinv_mpu_iio.h111 unsigned int fsr:2; member
/drivers/net/can/
Dxilinx_can.c1141 u32 fsr, mask; in xcan_rx_fifo_get_next_frame() local
1148 fsr = priv->read_reg(priv, XCAN_FSR_OFFSET); in xcan_rx_fifo_get_next_frame()
1156 if (!(fsr & mask)) in xcan_rx_fifo_get_next_frame()
1161 XCAN_RXMSG_2_FRAME_OFFSET(fsr & XCAN_2_FSR_RI_MASK); in xcan_rx_fifo_get_next_frame()
1164 XCAN_RXMSG_FRAME_OFFSET(fsr & XCAN_FSR_RI_MASK); in xcan_rx_fifo_get_next_frame()
/drivers/mtd/spi-nor/
Dcore.c424 static int spi_nor_read_fsr(struct spi_nor *nor, u8 *fsr) in spi_nor_read_fsr() argument
433 SPI_MEM_OP_DATA_IN(1, fsr, 0)); in spi_nor_read_fsr()
449 ret = spi_nor_controller_ops_read_reg(nor, SPINOR_OP_RDFSR, fsr, in spi_nor_read_fsr()
795 int sr, fsr; in spi_nor_ready() local
803 fsr = nor->flags & SNOR_F_USE_FSR ? spi_nor_fsr_ready(nor) : 1; in spi_nor_ready()
804 if (fsr < 0) in spi_nor_ready()
805 return fsr; in spi_nor_ready()
806 return sr && fsr; in spi_nor_ready()
/drivers/pci/controller/
Dpci-ixp4xx.c475 static int ixp4xx_pci_abort_handler(unsigned long addr, unsigned int fsr, in ixp4xx_pci_abort_handler() argument
504 if (fsr & (1 << 10)) { in ixp4xx_pci_abort_handler()
Dpcie-rcar-host.c1059 unsigned int fsr, struct pt_regs *regs) in rcar_pcie_aarch32_abort_handler() argument
/drivers/gpu/drm/msm/adreno/
Da6xx_gpu.c1267 if (info->fsr & ARM_SMMU_FSR_TF) in a6xx_fault_handler()
1269 else if (info->fsr & ARM_SMMU_FSR_PF) in a6xx_fault_handler()
1271 else if (info->fsr & ARM_SMMU_FSR_EF) in a6xx_fault_handler()
/drivers/video/fbdev/
Dcg14.c106 u8 fsr; /* Fault Status Reg */ member
/drivers/pci/controller/dwc/
Dpci-imx6.c294 unsigned int fsr, struct pt_regs *regs) in imx6q_pcie_abort_handler() argument
Dpci-keystone.c754 static int ks_pcie_fault(unsigned long addr, unsigned int fsr, in ks_pcie_fault() argument