Home
last modified time | relevance | path

Searched refs:group_idx (Results 1 – 9 of 9) sorted by relevance

/drivers/pinctrl/cirrus/
Dpinctrl-lochnagar.c733 unsigned int group_idx) in lochnagar_get_group_name() argument
737 return priv->groups[group_idx].name; in lochnagar_get_group_name()
741 unsigned int group_idx, in lochnagar_get_group_pins() argument
747 *pins = priv->groups[group_idx].pins; in lochnagar_get_group_pins()
748 *num_pins = priv->groups[group_idx].npins; in lochnagar_get_group_pins()
908 unsigned int func_idx, unsigned int group_idx) in lochnagar_set_mux() argument
912 const struct lochnagar_group *group = &priv->groups[group_idx]; in lochnagar_set_mux()
986 unsigned int group_idx, bool master) in lochnagar_aif_set_master() argument
989 const struct lochnagar_group *group = &priv->groups[group_idx]; in lochnagar_aif_set_master()
1014 unsigned int group_idx, in lochnagar_conf_group_set() argument
[all …]
/drivers/net/wireless/intel/iwlegacy/
D3945.c1468 clip_pwrs = il->_3945.clip_groups[ch_info->group_idx].clip_powers; in il3945_hw_reg_set_new_power()
1574 ref_temp = (s16) eeprom->groups[ch_info->group_idx].temperature; in il3945_hw_reg_comp_txpower_temp()
1599 il->_3945.clip_groups[ch_info->group_idx].clip_powers; in il3945_hw_reg_comp_txpower_temp()
1893 u16 group_idx = 0; /* based on factory calib frequencies */ in il3945_hw_reg_get_ch_grp_idx() local
1901 group_idx = group; in il3945_hw_reg_get_ch_grp_idx()
1907 group_idx = 4; in il3945_hw_reg_get_ch_grp_idx()
1909 group_idx = 0; /* 2.4 GHz, group 0 */ in il3945_hw_reg_get_ch_grp_idx()
1911 D_POWER("Chnl %d mapped to grp %d\n", ch_info->channel, group_idx); in il3945_hw_reg_get_ch_grp_idx()
1912 return group_idx; in il3945_hw_reg_get_ch_grp_idx()
2084 ch_info->group_idx = il3945_hw_reg_get_ch_grp_idx(il, ch_info); in il3945_txpower_set_from_eeprom()
[all …]
Dcommon.h484 u8 group_idx; /* 0-4, maps channel to group1/2/3/4/5 */ member
/drivers/vfio/pci/
Dvfio_pci_core.c1024 int group_idx, count = 0, ret = 0; in vfio_pci_core_ioctl() local
1076 for (group_idx = 0; group_idx < hdr.count; group_idx++) { in vfio_pci_core_ioctl()
1078 struct fd f = fdget(group_fds[group_idx]); in vfio_pci_core_ioctl()
1091 groups[group_idx] = group; in vfio_pci_core_ioctl()
1106 for (group_idx--; group_idx >= 0; group_idx--) in vfio_pci_core_ioctl()
1107 vfio_group_put_external_user(groups[group_idx]); in vfio_pci_core_ioctl()
/drivers/media/radio/wl128x/
Dfmdrv_common.c703 unsigned long group_idx, flags; in fm_irq_handle_rdsdata_getcmd_resp() local
761 group_idx = (rds_fmt.data.groupgeneral.blk_b[0] >> 3); in fm_irq_handle_rdsdata_getcmd_resp()
762 fmdbg("(fmdrv):Group:%ld%s\n", group_idx/2, in fm_irq_handle_rdsdata_getcmd_resp()
763 (group_idx % 2) ? "B" : "A"); in fm_irq_handle_rdsdata_getcmd_resp()
765 group_idx = 1 << (rds_fmt.data.groupgeneral.blk_b[0] >> 3); in fm_irq_handle_rdsdata_getcmd_resp()
766 if (group_idx == FM_RDS_GROUP_TYPE_MASK_0A) { in fm_irq_handle_rdsdata_getcmd_resp()
/drivers/gpu/drm/amd/display/dc/dcn20/
Ddcn20_optc.c139 int group_idx, in optc2_set_gsl_source_select() argument
144 switch (group_idx) { in optc2_set_gsl_source_select()
Ddcn20_optc.h93 int group_idx,
Ddcn20_hwseq.c100 int group_idx; in dcn20_setup_gsl_group_as_lock() local
111 group_idx = find_free_gsl_group(dc); in dcn20_setup_gsl_group_as_lock()
112 ASSERT(group_idx != 0); in dcn20_setup_gsl_group_as_lock()
113 pipe_ctx->stream_res.gsl_group = group_idx; in dcn20_setup_gsl_group_as_lock()
116 switch (group_idx) { in dcn20_setup_gsl_group_as_lock()
135 group_idx = pipe_ctx->stream_res.gsl_group; in dcn20_setup_gsl_group_as_lock()
136 if (group_idx == 0) in dcn20_setup_gsl_group_as_lock()
142 switch (group_idx) { in dcn20_setup_gsl_group_as_lock()
170 pipe_ctx->stream_res.tg, group_idx, enable ? 4 : 0); in dcn20_setup_gsl_group_as_lock()
/drivers/gpu/drm/amd/display/dc/inc/hw/
Dtiming_generator.h295 int group_idx,