Home
last modified time | relevance | path

Searched refs:hfi1_id (Results 1 – 8 of 8) sorted by relevance

/drivers/infiniband/hw/hfi1/
Dplatform.c67 (dd->hfi1_id ? PORT1_PORT_TYPE_SMASK : in save_platform_config_fields()
70 (dd->hfi1_id ? PORT1_PORT_TYPE_SHIFT : in save_platform_config_fields()
74 (dd->hfi1_id ? PORT1_LOCAL_ATTEN_SMASK : in save_platform_config_fields()
77 (dd->hfi1_id ? PORT1_LOCAL_ATTEN_SHIFT : in save_platform_config_fields()
81 (dd->hfi1_id ? PORT1_REMOTE_ATTEN_SMASK : in save_platform_config_fields()
84 (dd->hfi1_id ? PORT1_REMOTE_ATTEN_SHIFT : in save_platform_config_fields()
88 (dd->hfi1_id ? PORT1_DEFAULT_ATTEN_SMASK : in save_platform_config_fields()
91 (dd->hfi1_id ? PORT1_DEFAULT_ATTEN_SHIFT : in save_platform_config_fields()
94 temp_scratch = read_csr(dd, dd->hfi1_id ? ASIC_CFG_SCRATCH_3 : in save_platform_config_fields()
183 ret = qsfp_write(ppd, ppd->dd->hfi1_id, QSFP_TX_CTRL_BYTE_OFFS, in set_qsfp_tx()
[all …]
Dfirmware.c1109 sbus_request(dd, fabric_serdes_broadcast[dd->hfi1_id], in turn_off_spicos()
1145 u8 ra = fabric_serdes_broadcast[dd->hfi1_id]; in fabric_serdes_reset()
1220 const u8 ra = fabric_serdes_broadcast[dd->hfi1_id]; /* receiver addr */ in load_fabric_serdes_firmware()
1357 u8 mask = 1 << dd->hfi1_id; in acquire_hw_mutex()
1396 u8 mask = 1 << dd->hfi1_id; in release_hw_mutex()
1408 static inline u64 resource_mask(u32 hfi1_id, u32 resource) in resource_mask() argument
1410 return ((u64)resource) << (hfi1_id ? CR_DYN_SHIFT : 0); in resource_mask()
1442 my_bit = resource_mask(dd->hfi1_id, resource); in __acquire_chip_resource()
1512 bit = resource_mask(dd->hfi1_id, resource); in release_chip_resource()
1530 __func__, dd->hfi1_id, resource); in release_chip_resource()
[all …]
Dpcie.c786 sbus_request(dd, pcie_pcs_addrs[dd->hfi1_id][i], in pcie_post_steps()
845 reg = (((u64)1 << dd->hfi1_id) << in arm_gasket_logic()
847 ((u64)pcie_serdes_broadcast[dd->hfi1_id] << in arm_gasket_logic()
1345 if ((status & (1 << dd->hfi1_id)) == 0) { in do_pcie_gen3_transition()
1348 __func__, status, 1 << dd->hfi1_id); in do_pcie_gen3_transition()
Dqsfp.c518 u32 target = ppd->dd->hfi1_id; in refresh_qsfp_cache()
646 reg = read_csr(dd, dd->hfi1_id ? ASIC_QSFP2_IN : ASIC_QSFP1_IN); in qsfp_mod_present()
724 ret = one_qsfp_read(ppd, dd->hfi1_id, addr, data + offset, len); in get_cable_info()
Ddebugfs.c534 check_dyn_flag(scratch0, tmp, size, &used, dd->hfi1_id, i, in asic_flags_read()
536 check_dyn_flag(scratch0, tmp, size, &used, dd->hfi1_id, i, in asic_flags_read()
538 check_dyn_flag(scratch0, tmp, size, &used, dd->hfi1_id, i, in asic_flags_read()
540 check_dyn_flag(scratch0, tmp, size, &used, dd->hfi1_id, i, in asic_flags_read()
Dchip.c6098 write_csr(dd, dd->hfi1_id ? ASIC_QSFP2_INVERT : in handle_qsfp_int()
6134 write_csr(dd, dd->hfi1_id ? ASIC_QSFP2_INVERT : in handle_qsfp_int()
9485 mask = read_csr(dd, dd->hfi1_id ? in wait_for_qsfp_init()
9503 mask = read_csr(dd, dd->hfi1_id ? ASIC_QSFP2_MASK : ASIC_QSFP1_MASK); in set_qsfp_int_n()
9509 write_csr(dd, dd->hfi1_id ? ASIC_QSFP2_CLEAR : ASIC_QSFP1_CLEAR, in set_qsfp_int_n()
9515 write_csr(dd, dd->hfi1_id ? ASIC_QSFP2_MASK : ASIC_QSFP1_MASK, mask); in set_qsfp_int_n()
9530 dd->hfi1_id ? ASIC_QSFP2_OUT : ASIC_QSFP1_OUT); in reset_qsfp()
9533 dd->hfi1_id ? ASIC_QSFP2_OUT : ASIC_QSFP1_OUT, qsfp_mask); in reset_qsfp()
9539 dd->hfi1_id ? ASIC_QSFP2_OUT : ASIC_QSFP1_OUT, qsfp_mask); in reset_qsfp()
9701 if (one_qsfp_read(ppd, dd->hfi1_id, 6, in qsfp_event()
[all …]
Dinit.c1145 dd->asic_data->dds[dd->hfi1_id] = NULL; in release_asic_data()
1146 other = dd->hfi1_id ? 0 : 1; in release_asic_data()
Dhfi.h1185 u8 hfi1_id; member
2399 return i2c_target(dd->hfi1_id); in qsfp_resource()