| /drivers/video/fbdev/geode/ |
| D | video_cs5530.c | 137 int blank, hsync, vsync; in cs5530_blank_display() local
141 blank = 0; hsync = 1; vsync = 1; in cs5530_blank_display()
144 blank = 1; hsync = 1; vsync = 1; in cs5530_blank_display()
147 blank = 1; hsync = 1; vsync = 0; in cs5530_blank_display()
150 blank = 1; hsync = 0; vsync = 1; in cs5530_blank_display()
153 blank = 1; hsync = 0; vsync = 0; in cs5530_blank_display()
168 if (hsync) in cs5530_blank_display()
176 if (hsync && vsync) in cs5530_blank_display()
|
| D | video_gx.c | 298 int blank, hsync, vsync, crt; in gx_blank_display() local
303 blank = 0; hsync = 1; vsync = 1; crt = 1; in gx_blank_display()
306 blank = 1; hsync = 1; vsync = 1; crt = 1; in gx_blank_display()
309 blank = 1; hsync = 1; vsync = 0; crt = 1; in gx_blank_display()
312 blank = 1; hsync = 0; vsync = 1; crt = 1; in gx_blank_display()
315 blank = 1; hsync = 0; vsync = 0; crt = 0; in gx_blank_display()
325 if (hsync) in gx_blank_display()
|
| D | lxfb_ops.c | 525 int blank, hsync, vsync; in lx_blank_display() local
530 blank = 0; hsync = 1; vsync = 1; in lx_blank_display()
533 blank = 1; hsync = 1; vsync = 1; in lx_blank_display()
536 blank = 1; hsync = 1; vsync = 0; in lx_blank_display()
539 blank = 1; hsync = 0; vsync = 1; in lx_blank_display()
542 blank = 1; hsync = 0; vsync = 0; in lx_blank_display()
553 if (hsync) in lx_blank_display()
562 if (vsync && hsync) in lx_blank_display()
|
| /drivers/media/v4l2-core/ |
| D | v4l2-dv-timings.c | 178 bt->hsync > max_hor || bt->hbackporch > max_hor) in v4l2_valid_dv_timings()
280 t1->bt.hsync == t2->bt.hsync && in v4l2_match_dv_timings()
328 bt->hsync, bt->hbackporch); in v4l2_print_dv_timings()
498 int v_fp, v_bp, h_fp, h_bp, hsync; in v4l2_detect_cvt() local
601 hsync = CVT_RB_H_SYNC; in v4l2_detect_cvt()
602 h_fp = h_blank - h_bp - hsync; in v4l2_detect_cvt()
623 hsync = frame_width * CVT_HSYNC_PERCENT / 100; in v4l2_detect_cvt()
624 hsync = (hsync / CVT_CELL_GRAN) * CVT_CELL_GRAN; in v4l2_detect_cvt()
625 h_fp = h_blank - hsync - h_bp; in v4l2_detect_cvt()
634 fmt->bt.hsync = hsync; in v4l2_detect_cvt()
[all …]
|
| /drivers/video/fbdev/core/ |
| D | fbcvt.c | 47 u32 hsync; member
127 u32 hsync; in fb_cvt_hsync() local
130 hsync = 32; in fb_cvt_hsync()
132 hsync = (FB_CVT_CELLSIZE * cvt->htotal)/100; in fb_cvt_hsync()
134 hsync &= ~(FB_CVT_CELLSIZE - 1); in fb_cvt_hsync()
135 return hsync; in fb_cvt_hsync()
266 mode->hsync_len = cvt->hsync; in fb_cvt_convert_to_mode()
355 cvt.hsync = fb_cvt_hsync(&cvt); in fb_find_mode_cvt()
359 cvt.h_front_porch = cvt.hblank - cvt.hsync - cvt.h_back_porch + in fb_find_mode_cvt()
|
| /drivers/gpu/drm/gma500/ |
| D | psb_intel_display.c | 265 REG_WRITE(map->hsync, (adjusted_mode->crtc_hsync_start - 1) | in psb_intel_crtc_mode_set()
380 int hsync; in psb_intel_crtc_mode_get() local
389 hsync = REG_READ(map->hsync); in psb_intel_crtc_mode_get()
395 hsync = p->hsync; in psb_intel_crtc_mode_get()
407 mode->hsync_start = (hsync & 0xffff) + 1; in psb_intel_crtc_mode_get()
408 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; in psb_intel_crtc_mode_get()
|
| D | cdv_intel_display.c | 781 REG_WRITE(map->hsync, (adjusted_mode->crtc_hsync_start - 1) | in cdv_intel_crtc_mode_set()
918 int hsync; in cdv_intel_crtc_mode_get() local
924 hsync = REG_READ(map->hsync); in cdv_intel_crtc_mode_get()
930 hsync = p->hsync; in cdv_intel_crtc_mode_get()
942 mode->hsync_start = (hsync & 0xffff) + 1; in cdv_intel_crtc_mode_get()
943 mode->hsync_end = ((hsync & 0xffff0000) >> 16) + 1; in cdv_intel_crtc_mode_get()
|
| D | oaktrail_device.c | 202 p->hsync = PSB_RVDC32(HSYNC_A); in oaktrail_save_display_registers()
322 PSB_WVDC32(p->hsync, HSYNC_A); in oaktrail_restore_display_registers()
460 .hsync = HSYNC_A,
484 .hsync = HSYNC_B,
|
| D | psb_device.c | 260 .hsync = HSYNC_A,
284 .hsync = HSYNC_B,
|
| D | psb_drv.h | 245 u32 hsync; member
279 u32 hsync; member
|
| D | cdv_device.c | 533 .hsync = HSYNC_A,
558 .hsync = HSYNC_B,
|
| /drivers/media/i2c/ |
| D | ths8200.c | 225 ths8200_write(sd, THS8200_DTG1_SPEC_A, bt->hsync); in ths8200_setup()
236 (bt->hbackporch + bt->hsync) & 0xff); in ths8200_setup()
244 ((bt->hbackporch + bt->hsync) & 0x100) >> 1); in ths8200_setup()
302 ths8200_write(sd, THS8200_DTG2_HLENGTH_LSB, bt->hsync & 0xff); in ths8200_setup()
304 (bt->hsync >> 2) & 0xc0); in ths8200_setup()
358 bt->hsync, bt->vsync); in ths8200_setup()
|
| /drivers/gpu/drm/sun4i/ |
| D | sun4i_rgb.c | 67 u32 hsync = mode->hsync_end - mode->hsync_start; in sun4i_rgb_mode_valid() local
75 if (hsync < 1) in sun4i_rgb_mode_valid()
78 if (hsync > 0x3ff) in sun4i_rgb_mode_valid()
|
| D | sun4i_tcon.c | 509 unsigned int bp, hsync, vsync; in sun4i_tcon0_mode_set_rgb() local
555 hsync = mode->crtc_hsync_end - mode->crtc_hsync_start; in sun4i_tcon0_mode_set_rgb()
557 DRM_DEBUG_DRIVER("Setting HSYNC %d, VSYNC %d\n", hsync, vsync); in sun4i_tcon0_mode_set_rgb()
560 SUN4I_TCON0_BASIC3_H_SYNC(hsync)); in sun4i_tcon0_mode_set_rgb()
594 unsigned int bp, hsync, vsync, vtotal; in sun4i_tcon1_mode_set() local
668 hsync = mode->crtc_hsync_end - mode->crtc_hsync_start; in sun4i_tcon1_mode_set()
670 DRM_DEBUG_DRIVER("Setting HSYNC %d, VSYNC %d\n", hsync, vsync); in sun4i_tcon1_mode_set()
673 SUN4I_TCON1_BASIC5_H_SYNC(hsync)); in sun4i_tcon1_mode_set()
|
| /drivers/gpu/drm/nouveau/nvkm/engine/disp/ |
| D | dacnv50.c | 67 bool data, bool vsync, bool hsync) in nv50_dac_power() argument
75 0x00000001 * ! hsync) << shift; in nv50_dac_power()
|
| D | sornv50.c | 48 bool data, bool vsync, bool hsync) in nv50_sor_power() argument
|
| D | piornv50.c | 59 bool data, bool vsync, bool hsync) in nv50_pior_power() argument
|
| /drivers/gpu/drm/bridge/ |
| D | chipone-icn6211.c | 171 u16 hfp, hbp, hsync; in chipone_enable() local
188 hsync = mode->hsync_end - mode->hsync_start; in chipone_enable()
192 ICN6211_DSI(icn, HSYNC_LI, hsync & 0xff); in chipone_enable()
197 HFP_HSW_HBP_HI_HS(hsync) | in chipone_enable()
|
| /drivers/gpu/drm/i915/display/ |
| D | vlv_dsi.c | 1110 u16 hactive, hfp, hsync, hbp, vfp, vsync, vbp; in bxt_dsi_get_pipe_config() local
1155 hsync = intel_de_read(dev_priv, MIPI_HSYNC_PADDING_COUNT(port)); in bxt_dsi_get_pipe_config()
1161 hsync = pixels_from_txbyteclkhs(hsync, bpp, lane_count, in bxt_dsi_get_pipe_config()
1168 hsync *= 2; in bxt_dsi_get_pipe_config()
1177 adjusted_mode->crtc_htotal = hactive + hfp + hsync + hbp; in bxt_dsi_get_pipe_config()
1179 adjusted_mode->crtc_hsync_end = hsync + adjusted_mode->crtc_hsync_start; in bxt_dsi_get_pipe_config()
1307 u16 hactive, hfp, hsync, hbp, vfp, vsync, vbp; in set_dsi_timings() local
1311 hsync = adjusted_mode->crtc_hsync_end - adjusted_mode->crtc_hsync_start; in set_dsi_timings()
1319 hsync /= 2; in set_dsi_timings()
1331 hsync = txbyteclkhs(hsync, bpp, lane_count, in set_dsi_timings()
[all …]
|
| /drivers/gpu/drm/sti/ |
| D | sti_vtg.c | 117 u32 hsync; member
212 sync->hsync = (stop << 16) | start; in vtg_set_hsync_vsync_pos()
268 writel(sync[i].hsync, in vtg_set_mode()
|
| /drivers/gpu/drm/mediatek/ |
| D | mtk_dpi.c | 428 struct mtk_dpi_sync_param hsync; in mtk_dpi_set_display_mode() local
472 hsync.sync_width = vm.hsync_len; in mtk_dpi_set_display_mode()
473 hsync.back_porch = vm.hback_porch; in mtk_dpi_set_display_mode()
474 hsync.front_porch = vm.hfront_porch; in mtk_dpi_set_display_mode()
475 hsync.shift_half_line = false; in mtk_dpi_set_display_mode()
499 mtk_dpi_config_hsync(dpi, &hsync); in mtk_dpi_set_display_mode()
|
| /drivers/gpu/drm/ |
| D | drm_modes.c | 396 int hsync, hfront_porch, vodd_front_porch_lines; in drm_gtf_mode_complex() local
501 hsync = H_SYNC_PERCENT * total_pixels / 100; in drm_gtf_mode_complex()
502 hsync = (hsync + GTF_CELL_GRAN / 2) / GTF_CELL_GRAN; in drm_gtf_mode_complex()
503 hsync = hsync * GTF_CELL_GRAN; in drm_gtf_mode_complex()
505 hfront_porch = hblank / 2 - hsync; in drm_gtf_mode_complex()
512 drm_mode->hsync_end = drm_mode->hsync_start + hsync; in drm_gtf_mode_complex()
|
| /drivers/video/fbdev/ |
| D | pxa168fb.h | 380 #define CFG_INV_HSYNC(hsync) ((hsync) << 2) argument
|
| D | atafb.c | 829 int right, hsync, left; /* standard timing in clock cycles, not pixel */ member
1051 hsync_len = pclock->hsync / plen; in falcon_decode_var()
1081 if ((plen * xres + f25.right + f25.hsync + f25.left) * in falcon_decode_var()
1084 else if ((plen * xres + f32.right + f32.hsync + in falcon_decode_var()
1087 else if ((plen * xres + fext.right + fext.hsync + in falcon_decode_var()
1096 hsync_len = pclock->hsync / plen; in falcon_decode_var()
1761 f25.hsync = h_syncs[mon_type] / f25.t; in falcon_detect()
1762 f32.hsync = h_syncs[mon_type] / f32.t; in falcon_detect()
1764 fext.hsync = h_syncs[mon_type] / fext.t; in falcon_detect()
|
| /drivers/gpu/drm/bridge/analogix/ |
| D | anx7625.c | 1468 u32 hsync, hfp, hbp, hblanking; in anx7625_bridge_mode_fixup() local
1474 hsync = mode->hsync_end - mode->hsync_start; in anx7625_bridge_mode_fixup()
1481 hsync, hfp, hbp, adj->clock); in anx7625_bridge_mode_fixup()
1486 adj_hsync = hsync; in anx7625_bridge_mode_fixup()
1503 if (hsync & 0x1) { in anx7625_bridge_mode_fixup()
1531 DRM_WARN("hfp(%d), hbp(%d), hsync(%d).\n", hfp, hbp, hsync); in anx7625_bridge_mode_fixup()
|